P83C266BDR datasheet(26/92 Pages) PHILIPS

26 / 92 page

1999 Mar 10

Philips Semiconductors

Product speciﬁcation

Microcontrollers for PAL/SECAM TV

with OSD and VST

P8xCx66 family

11.6

Interrupt Priority Register 0 (IP0)

Table 25 Interrupt Priority Register 0 (SFR address B8H)

Table 26 Description of IP0 bits

A logic 0 selects low priority; a logic 1 selects high priority.

11.7

Interrupt Priority Register 1 (IP1)

Table 27 Interrupt Priority Register 1 (SFR address F8H)

Table 28 Description of IP1 bits

Where PXx = 0 selects low priority; PXx = 1 selects high priority.

76543210

−−

PS1

−

PT1

PX1

PT0

PX0

BIT

SYMBOL

DESCRIPTION

−

These 2 bits are not used.

−

PS1

I2C-bus SIO interrupt priority level

−

This bit is not used.

PT1

Timer 1 interrupt priority level

PX1

external interrupt 1 priority level

PT0

Timer 0 interrupt priority level

PX0

external interrupt 0 priority level

76543210

PX9

−

PX7

PX6

PX5

PX4

PX3

PX2

BIT

SYMBOL

DESCRIPTION

PX9

enable external interrupt 9 priority level (P1.7 port line)

−

not used

PX7

enable external interrupt 7 priority level (VSYNC interrupt)

PX6

enable external interrupt 6 priority level (P1.4 port line)

PX5

enable external interrupt 5 priority level (P1.3 port line)

PX4

enable external interrupt 4 priority level (P1.2 port line)

PX3

enable external interrupt 3 priority level (P1.1 port line)

PX2

enable external interrupt 2 priority level (P1.0 port line)

P83C266BDR Scheda tecnica(PDF) 26 Page - NXP Semiconductors

P83C266BDR Scheda tecnica(HTML) 26 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Scheda tecnica Scarica

Link URL