Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

P83C266BDR Scheda tecnica(PDF) 29 Page - NXP Semiconductors

Il numero della parte P83C266BDR
Spiegazioni elettronici  80C51 8-bit CPU
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P83C266BDR Scheda tecnica(HTML) 29 Page - NXP Semiconductors

Back Button P83C266BDR Datasheet HTML 25Page - NXP Semiconductors P83C266BDR Datasheet HTML 26Page - NXP Semiconductors P83C266BDR Datasheet HTML 27Page - NXP Semiconductors P83C266BDR Datasheet HTML 28Page - NXP Semiconductors P83C266BDR Datasheet HTML 29Page - NXP Semiconductors P83C266BDR Datasheet HTML 30Page - NXP Semiconductors P83C266BDR Datasheet HTML 31Page - NXP Semiconductors P83C266BDR Datasheet HTML 32Page - NXP Semiconductors P83C266BDR Datasheet HTML 33Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 92 page
background image
1999 Mar 10
29
Philips Semiconductors
Product specification
Microcontrollers for PAL/SECAM TV
with OSD and VST
P8xCx66 family
11.10 VSYNC interrupt and level status bit
The SFR VINT is read-only. Figure 13 shows the timing diagram of VSYNC interrupt.
Table 33 VSYNC Interrupt Register (SFR address C9H)
Table 34 Description of VINT bits
11.10.1 EXTERNAL INTERRUPT REQUEST (IQ7)
A rising or falling edge (see Fig.13) of the active VSYNC signal generates a pending interrupt to the CPU and drives IQ7
HIGH (IQ7 resides in the SFR IRQ1). In the service routine, this bit should be cleared before return to main routine.
As long as this bit is HIGH a pending interrupt is always there. Each time VSYNC is activated by a rising or falling edge,
IQ7 is set HIGH. If the interrupt is not serviced before the next leading VSYNC edge, then IQ7 is written HIGH again and
no error of overrun is indicated.
76543210
−−−−−−−
VLVL
BIT
SYMBOL
DESCRIPTION
7to1
These 7 bits are not used.
0
VLVL
VSYNC input pin level. The state of this bit indicates the level of the VSYNC input. As
the input polarity of VSYNC is programmable two situations may be defined.
If VSYNC is programmed active HIGH then:
VLVL = 0, means VSYNC is at a LOW level, i.e. raster scan period
VLVL = 1, means VSYNC is at HIGH level, i.e.vertical fly-back period.
If VSYNC is programmed to active LOW then:
VLVL = 0, means VSYNC is at LOW level, i.e. vertical fly-back period
VLVL = 1, means VSYNC is at HIGH level, i.e. raster scan period
Fig.13 Timing diagram of VSYNC interrupt.
handbook, full pagewidth
VSYNC
VSYNC
VSYNC active LOW (Vp = 0)
VSYNC active HIGH (Vp = 1)
MGL286
The falling edge of VSYNC generates interrupt
The rising edge of VSYNC generates an interrupt



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com