Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

P83C266BDR Scheda tecnica(PDF) 12 Page - NXP Semiconductors

Il numero della parte P83C266BDR
Spiegazioni elettronici  80C51 8-bit CPU
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P83C266BDR Scheda tecnica(HTML) 12 Page - NXP Semiconductors

Back Button P83C266BDR Datasheet HTML 8Page - NXP Semiconductors P83C266BDR Datasheet HTML 9Page - NXP Semiconductors P83C266BDR Datasheet HTML 10Page - NXP Semiconductors P83C266BDR Datasheet HTML 11Page - NXP Semiconductors P83C266BDR Datasheet HTML 12Page - NXP Semiconductors P83C266BDR Datasheet HTML 13Page - NXP Semiconductors P83C266BDR Datasheet HTML 14Page - NXP Semiconductors P83C266BDR Datasheet HTML 15Page - NXP Semiconductors P83C266BDR Datasheet HTML 16Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 92 page
background image
1999 Mar 10
12
Philips Semiconductors
Product specification
Microcontrollers for PAL/SECAM TV
with OSD and VST
P8xCx66 family
7
I/O FACILITY
7.1
I/O ports
The SDIP42 package has 28 I/O lines treated as
28 individual addressable bits or as 3 parallel 8-bit
addressable ports (Ports 0, 1 and 5) and one 4-bit port
(Port 3).
When these 28 I/O lines are used as input ports, the
corresponding bits in SFRs P0, P1, P3 and P5 should be
set to a logic 1 to facilitate the external input signal.
Ports 1, 3 and 5 also perform the following alternative
functions.
Port 1. Used for a number of special functions:
• Provides the external interrupt inputs (INT0 and INT1)
• Provides the 16-bit timer/counter inputs (T0 and T1)
• Provides the I2C-bus data and clock signals (SDA and
SCL)
• P1.0 and P1.7 can be used as external interrupt inputs.
Port 3. Only 4 lines available for alternative functions:
• 7-bit PWM output (PWM7)
• ADC inputs ADC0 to ADC2.
Port 5.
• Provides the 14-bit PWM output (TPWM)
• 7-bit PWMs outputs (PWM0 to PWM6).
To enable the alternative functions of Ports 1, 3 and 5, the
port bit latch of its associated SFR must contain a logic 1.
Each port consists of a latch (SFRs P0, P1, P3 and P5), an
output driver and an input buffer.
7.2
Port configurations
1. Open-drain quasi-bidirectional I/O with n-channel
pull-down (see Fig.6). Use as an output requires the
connection of an external pull-up resistor. Use as an
input requires to write a logic 1 to the port latch before
reading the port line.
2. Push-pull; gives drive capability of the output in both
polarities, see Fig.7.
Fig.6 Open-drain port.
handbook, halfpage
MGK547
n
Q
from port latch
input data
read port pin
INPUT
BUFFER
I/O pin
Fig.7 Push-pull port.
handbook, halfpage
MGM679
p1
n
strong pull-up
+5 V
Q
from port latch
output pin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com