Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

SSM4567ACBZ-R7 Scheda tecnica(PDF) 31 Page - Analog Devices

Il numero della parte SSM4567ACBZ-R7
Spiegazioni elettronici  Digital 2.5 W, 5.1 V, Boost Class-D Audio Amplifier with Output Sensing
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

SSM4567ACBZ-R7 Scheda tecnica(HTML) 31 Page - Analog Devices

Back Button SSM4567ACBZ-R7 Datasheet HTML 27Page - Analog Devices SSM4567ACBZ-R7 Datasheet HTML 28Page - Analog Devices SSM4567ACBZ-R7 Datasheet HTML 29Page - Analog Devices SSM4567ACBZ-R7 Datasheet HTML 30Page - Analog Devices SSM4567ACBZ-R7 Datasheet HTML 31Page - Analog Devices SSM4567ACBZ-R7 Datasheet HTML 32Page - Analog Devices SSM4567ACBZ-R7 Datasheet HTML 33Page - Analog Devices SSM4567ACBZ-R7 Datasheet HTML 34Page - Analog Devices SSM4567ACBZ-R7 Datasheet HTML 35Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 52 page
background image
Data Sheet
SSM4567
Rev. 0| Page 31 of 52
PATTERN CONTROL MODE, PDM INTERFACE
Figure 57. Typical Application Circuit, PDM, Pattern Control Mode
Description
In this application circuit, the SSM4567 is configured directly over the PDM interface, which is where it also receives audio data for
playback and outputs sense information back to the host device. This mode is configured by connecting the SEL pin to AGND when the
device is powered up. Optionally, the I2C pins can be left disconnected. The audio channel is selected by the state of the LR_SEL pin.
Pin Configuration
Table 24. Pin Configuration for PDM Pattern Mode Control Applications, Pattern Control Mode, PDM Interface
Hardware Pin
Connection
LR_SEL/ADDR
Connect to AGND to output the left PDM channel; connect to IOVDD to output the right PDM channel.
SEL
Connect to AGND to start in PDM mode.
SNS_PDM_CLK/FSYNC
Connect to an external PDM sense clock signal.
DAC_PDM_CLK/BCLK
Connect to an external PDM audio clock signal.
SNS_PDM_DAT/SNS_SDATAO
Sends current, voltage, and battery sense data in PDM format to an external IC.
DAC_PDM_DAT/DAC_SDATAI
Receives a serial audio data signal in PDM format from an external IC.
SCL
Leave disconnected if I2C control is not needed; connect to SCL signal if I2C control is required.
SDA
Leave disconnected if I2C control is not needed; connect to SDA signal if I2C control is required.
I2S/TDM/
PDM
INTERFACE
H-BRIDGE
(5V)
V
SENSE
R
I
SENSE
Σ-Δ
CLASS-D
MOD
FILTERING
MODULATION
BOOST (5V)
OUTP
OUTN
22µF
10µF
1µF
2.2µH
VBAT
AGND
IOVDD
SSM4567
LR_SEL/
ADDR
SEL
BSTSW
BSTSW
VBST
VBST
PGND
SCL
SDA
DAC
ADC
ADC
VBAT
0.1µF
IOVDD
1µF
DAC_PDM_CLK/
BCLK
SNS_PDM_CLK/
FSYNC
SNS_PDM_DAT/
SNS_SDATAO
DAC_PDM_DAT/
DAC_SDATAI



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com