GD25S513MDFEG datasheet(2/94 Pages) GIGADEVICE

2 / 94 page

3.3V Uniform Sector

Dual and Quad Serial Flash

GD25S513MD

Contents

FEATURES ..................................................................................................................................................4

GENERAL DESCRIPTION ..........................................................................................................................5

MEMORY ORGANIZATION.........................................................................................................................9

DEVICE OPERATION ................................................................................................................................10

4.1.

STACKED DIE OPERATIONS ...................................................................................................................10

4.2.

SPI MODE ............................................................................................................................................ 11

4.3.

ECC FUNCTION .................................................................................................................................... 11

DATA PROTECTION .................................................................................................................................12

ECC OPERATION......................................................................................................................................13

STATUS AND EXTENDED ADDRESS REGISTERS................................................................................14

7.1.

STATUS REGISTERS ..............................................................................................................................14

7.2.

EXTENDED ADDRESS REGISTER ............................................................................................................18

COMMANDS DESCRIPTION ....................................................................................................................20

8.1.

SOFTWARE DIE SELECT (C2H) ..............................................................................................................25

8.2.

READ ACTIVE DIE ID# (F8H) .................................................................................................................25

8.3.

WRITE ENABLE (WREN) (06H) .............................................................................................................26

8.4.

WRITE DISABLE (WRDI) (04H)..............................................................................................................26

8.5.

WRITE ENABLE FOR VOLATILE STATUS REGISTER (50H) ........................................................................27

8.6.

READ STATUS REGISTER (RDSR) (05H OR 35H OR 15H) ......................................................................27

8.7.

WRITE STATUS REGISTER (WRSR) (01H OR 31H OR 11H)....................................................................28

8.8.

READ EXTENDED REGISTER (C8H)........................................................................................................28

8.9.

WRITE EXTENDED REGISTER (C5H OR 56H)..........................................................................................29

8.10.

READ DATA BYTES (READ 03H OR 4READ 13H) .................................................................................29

8.11.

READ DATA BYTES AT HIGHER SPEED (FAST READ 0BH OR 4FAST READ 0CH)......................................30

8.12.

DUAL OUTPUT FAST READ (DOFR 3BH OR 4DOFR 3CH).....................................................................32

8.13.

QUAD OUTPUT FAST READ (QOFR 6BH OR 4QOFR 6CH)....................................................................34

8.14.

DUAL I/O FAST READ (DIOFR BBH OR 4DIOFR BCH)..........................................................................37

8.15.

QUAD I/O FAST READ (QIOFR EBH OR 4QIOFR ECH).........................................................................38

8.16.

QUAD I/O DTR READ (DTRQIO) (EEH OR EDH) ..................................................................................40

8.17.

WRITE DATA LEARNING PATTERN (4AH)................................................................................................42

8.18.

SET BURST WITH WRAP (77H) ..............................................................................................................43

8.19.

PAGE PROGRAM (PP 02H OR 4PP 12H) ...............................................................................................44

8.20.

QUAD PAGE PROGRAM (QPP 32H OR 4QPP 34H) ................................................................................46

8.21.

SECTOR ERASE (SE 20H OR 4SE 21H).................................................................................................49

8.22.

32KB BLOCK ERASE (BE32 52H OR 4BE32 5CH) ................................................................................50

8.23.

64KB BLOCK ERASE (BE64 D8H OR 4BE64 DCH) ...............................................................................51

8.24.

CHIP ERASE (CE) (60/C7H)..................................................................................................................52

8.25.

DEEP POWER-DOWN (DP) (B9H) ..........................................................................................................52

GD25S513MDFEG Scheda tecnica(PDF) 2 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25S513MDFEG Scheda tecnica(HTML) 2 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

Scheda tecnica Scarica

Link URL