CDPCLK4 datasheet(156/274 Pages) ALTERA

156 / 274 page

8–14

Chapter 8: External Memory Interfaces in the Cyclone III Device Family

Document Revision History

Cyclone III Device Handbook

July 2012

Altera Corporation

Volume 1

1 The PLL is instantiated in the ALTMEMPHY megafunction. All outputs of the PLL are

used when the ALTMEMPHY megafunction is instantiated to interface with external

memories.

f For more information about the usage of PLL outputs by the ALTMEMPHY

megafunction, refer to the External Memory Interfaces page.

f For more information about Cyclone III device family PLL, refer to the Clock Networks

and PLLs in the Cyclone III Device Family chapter.

Document Revision History

Table 8–3 lists the revision history for this document.

Table 8–3. Document Revision History

Date

Version

Changes

July 2012

3.1

Finalized Table 8–2.

December 2011

3.0

■ Updated “Data and Data Clock/Strobe Pins” on page 8–2 and “Memory Clock Pins” on

page 8–10.

■ Updated hyperlinks.

■ Minor text edits.

January 2010

2.3

■ Removed Tables 8-1, 8-2, 8-3, and 8-4.

■ Changed links to reference Literature: External Memory Interfaces.

December 2009

2.2

Minor changes to the text.

July 2009

2.1

Made minor correction to the part number.

June 2009

2.0

■ Updated chapter part number.

■ Updated “Introduction” on page 8–1.

■ Updated Table 8–1 on page 8–1, Table 8–2 on page 8–2, Table 8–3 on page 8–3,

Table 8–4 on page 8–4, and Table 8–5 on page 8–7. Updated notes to Table 8–6 on

page 8–10. Updated “Data and Data Clock/Strobe Pins” on page 8–5.

■ Updated note to Figure 8–2 on page 8–12.

■ Updated “Optional Parity, DM, and Error Correction Coding Pins” on page 8–13.

■ Updated “Address and Control/Command Pins” on page 8–14.

October 2008

1.3

■ Updated “Introduction”, “DDR Input Registers” and “Conclusion” sections.

■ Updated chapter to new template.

May 2008

1.2

■ Added (Note 4) to Figure 8–3.

■ Updated Table 8–3 and Table 8-5. Added new Table 8–4.

■ Updated (Note 1) to Figure 8-4. Updated Figure 8–5 and 8–14.

July 2007

1.1

■ Updated “Data and Data Clock/Strobe Pins” section.

■ Updated Table 8–5.

■ Added chapter TOC and “Referenced Documents” section.

March 2007

1.0

Initial release.

CDPCLK4 Scheda tecnica(PDF) 156 Page - Altera Corporation

CDPCLK4 Scheda tecnica(HTML) 156 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL