CDPCLK4 datasheet(219/274 Pages) ALTERA

219 / 274 page

Chapter 9: Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family

9–61

Configuration Features

August 2012

Altera Corporation

Cyclone III Device Handbook

Volume 1

I/O Reconfiguration

Use the CONFIG_IO instruction to reconfigure the I/O configuration shift register

(IOCSR) chain. This instruction allows you to perform board-level testing prior to

configuring the Cyclone III device family or waiting for a configuration device to

complete configuration. After the configuration is interrupted and JTAG testing is

complete, the part must be reconfigured using the PULSE_NCONFIG JTAG instruction

or by pulsing the nCONFIG pin low.

You can issue the CONFIG_IO instruction any time during user mode. The CONFIG_IO

instruction cannot be issued when nCONFIG pin is asserted low (during power up) or

immediately after issuing a JTAG instruction that triggers reconfiguration. For more

information about the wait-time for issuing the CONFIG_IO instruction, refer to

Table 9–18.

When using CONFIG_IO instruction, you must meet the following timing restrictions:

■ CONFIG_IO

instruction cannot be issued during the nCONFIG pin low

■

Observe 230 s minimum wait time after any of the following conditions are met:

■

nCONFIG

pin goes high

■

Issuing the PULSE_NCONFIG instruction

■

Issuing the ACTIVE_ENGAGE instruction, before issuing the CONFIG_IO instruction

■

Wait 230 s after power up with nCONFIG pin high before issuing the CONFIG_IO

instruction (or wait for the nSTATUS pin to go high)

Use the ACTIVE_DISENGAGE instruction with CONFIG_IO instruction to interrupt

configuration. Table 9–19 lists the sequence of instructions to use for various

CONFIG_IO

usage scenarios.

Table 9–18. Wait Time for Issuing the CONFIG_IO Instruction

Wait Time

Time

Wait time after the nCONFIG pin is released

230

s

Wait time after PULSE_NCONFIG or ACTIVE_ENGAGE is

issued

230

s

Table 9–19. JTAG CONFIG_IO (without JTAG_PROGRAM) Instruction Flows (1) (Part 1 of 2)

JTAG Instruction

Configuration Scheme and Current State of the Cyclone III Device Family

Prior to User Mode

(Interrupting

Configuration)

User Mode

Power Up

FPP

(4)

FPP

(4)

FPP

(4)

FACTORY

ACTIVE_DISENGAGE

—

CONFIG_IO

JTAG Boundary Scan Instructions (no

JTAG_PROGRAM

)

—

CDPCLK4 Scheda tecnica(PDF) 219 Page - Altera Corporation

CDPCLK4 Scheda tecnica(HTML) 219 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL