CY8C52LP datasheet(49/114 Pages) CYPRESS

49 / 114 page

PSoC® 5LP: CY8C52LP Family

Datasheet

Document Number: 001-84933 Rev. *L

Page 49 of 114

8. Analog Subsystem

The analog programmable system creates application specific

combinations of both standard and advanced analog signal

processing blocks. These blocks are then interconnected to

each other and also to any pin on the device, providing a high

level of design flexibility and IP security. The features of the

analog subsystem are outlined here to provide an overview of

capabilities and architecture.



Flexible, configurable analog routing architecture provided by

analog globals, analog mux bus, and analog local buses



Successive approximation (SAR) ADC



One 8-bit DAC that provides either voltage or current output



Two comparators with optional connection to configurable LUT

outputs



CapSense subsystem to enable capacitive touch sensing



Precision reference for generating an accurate analog voltage

for internal analog blocks

Figure 8-1. Analog Subsystem Block Diagram

Analog

Interface

CMP

CapSense Subsystem

DSI

Array

Clock

Distribution

Decimator

Config &

Status

Registers

PHUB

CPU

Comparators

GPIO

Port

GPIO

Port

DAC

SAR

ADC

Precision

Reference

CY8C52LP Scheda tecnica(PDF) 49 Page - Cypress Semiconductor

CY8C52LP Scheda tecnica(HTML) 49 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL