CY8C52LP datasheet(73/114 Pages) CYPRESS

73 / 114 page

PSoC® 5LP: CY8C52LP Family

Datasheet

Document Number: 001-84933 Rev. *L

Page 73 of 114

11.4.3 USBIO

For operation in GPIO mode, the standard range for VDDD applies, see Device Level Specifications on page 61.

Table 11-12. SIO Comparator Specifications[37]

Parameter

Description

Conditions

Min

Typ

Max

Units

Vos

Offset voltage

VDDIO = 2 V

–

VDDIO = 2.7 V

–

VDDIO = 5.5 V

–

TCVos

Offset voltage drift with temp

–

250

μV/°C

CMRR

Common mode rejection ratio

VDDIO = 2 V

–

VDDIO = 2.7 V

–

VDDIO = 5.5 V

–

Tresp

Response time

–

Table 11-13. USBIO DC Specifications

Parameter

Description

Conditions

Min

Typ

Max

Units

Rusbi

USB D+ pull-up resistance[37]

With idle bus

0.900

–

1.575



Rusba

USB D+ pull-up resistance[37]

While receiving traffic

1.425

–

3.090



Vohusb

Static output high[37]

15 k

 ±5% to Vss, internal pull-up enabled

2.8

–

3.6

Volusb

Static output low[37]

15 k

 ±5% to Vss, internal pull-up enabled

–

0.3

Vihgpio

Input voltage high, GPIO mode[37]

VDDD = 1.8 V

1.5

–

VDDD = 3.3 V

–

VDDD = 5.0 V

–

Vilgpio

Input voltage low, GPIO mode[37]

VDDD = 1.8 V

–

0.8

VDDD = 3.3 V

–

0.8

VDDD = 5.0 V

–

0.8

Vohgpio

Output voltage high, GPIO mode[37]

IOH = 4 mA, VDDD = 1.8 V

1.6

–

IOH = 4 mA, VDDD = 3.3 V

3.1

–

IOH = 4 mA, VDDD = 5.0 V

4.2

–

Volgpio

Output voltage low, GPIO mode[37]

IOL = 4 mA, VDDD = 1.8 V

–

0.3

IOL = 4 mA, VDDD = 3.3 V

–

0.3

IOL = 4 mA, VDDD = 5.0 V

–

0.3

Vdi

Differential input sensitivity

|(D+)–(D–)|

–

0.2

Vcm

Differential input common mode range

0.8

–

2.5

Vse

Single ended receiver threshold

0.8

–

Rps2

PS/2 pull-up resistance[37]

In PS/2 mode, with PS/2 pull-up enabled

–



Rext

External USB series resistor[37]

In series with each USB pin

21.78

(–1%)

22.22

(+1%)



USB driver output impedance[37]

Including Rext

–



CIN

USB transceiver input capacitance

–

IIL

Input leakage current (absolute

value)[37]

25 °C, VDDD = 3.0 V

–

Note

37. Based on device characterization (Not production tested).

CY8C52LP Scheda tecnica(PDF) 73 Page - Cypress Semiconductor

CY8C52LP Scheda tecnica(HTML) 73 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL