CY8C52LP datasheet(13/114 Pages) CYPRESS

13 / 114 page

PSoC® 5LP: CY8C52LP Family

Datasheet

Document Number: 001-84933 Rev. *L

Page 13 of 114

4. CPU

4.1 ARM Cortex-M3 CPU

The CY8C52LP family of devices has an ARM Cortex-M3 CPU core. The Cortex-M3 is a low power 32-bit three-stage pipelined

Harvard architecture CPU that delivers 1.25 DMIPS/MHz. It is intended for deeply embedded applications that require fast interrupt

handling features.

Figure 4-1. ARM Cortex-M3 Block Diagram

The Cortex-M3 CPU subsystem includes these features:



ARM Cortex-M3 CPU



Programmable nested vectored interrupt controller (NVIC),

tightly integrated with the CPU core



Full-featured debug and trace modules, tightly integrated with

the CPU core



Up to 256 KB of flash memory, 2 KB of EEPROM, and 64 KB

of SRAM



Cache controller



Peripheral HUB (PHUB)



DMA controller



External memory interface (EMIF)

4.1.1 Cortex-M3 Features

The Cortex-M3 CPU features include:



4-GB address space. Predefined address regions for code,

data, and peripherals. Multiple buses for efficient and

simultaneous accesses of instructions, data, and peripherals.



The Thumb®-2 instruction set, which offers ARM-level

performance at Thumb-level code density. This includes 16-bit

and 32-bit instructions. Advanced instructions include:



Bit-field control



Hardware multiply and divide



Saturation



If-Then



Wait for events and interrupts



Exclusive access and barrier



Special register access

The Cortex-M3 does not support ARM instructions.

Nested

Vectored

Interrupt

Controller

(NVIC)

Debug Block

(Serial and

JTAG)

Embedded

Trace Module

(ETM)

Trace Port

Interface Unit

(TPIU)

Interrupt Inputs

JTAG/SWD

Trace Pins:

5 for TRACEPORT or

1 for SWV mode

Cortex M3 CPU Core

I- Bus

S-Bus

D-Bus

256 KB

ECC

Flash

1 KB

Cache

32 KB

SRAM

DMA

AHB Bridge & Bus Matrix

PHUB

GPIO &

EMIF

Prog.

Digital

Prog.

Analog

Special

Functions

Peripherals

AHB Spokes

AHB

Bus

Matrix

Cortex M3 Wrapper

C-Bus

Data

Watchpoint and

Trace (DWT)

Instrumentation

Trace Module

(ITM)

Flash Patch

and Breakpoint

(FPB)

Bus

Matrix

32 KB

SRAM

Bus

Matrix

CY8C52LP Scheda tecnica(PDF) 13 Page - Cypress Semiconductor

CY8C52LP Scheda tecnica(HTML) 13 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL