CY8C52LP datasheet(95/114 Pages) CYPRESS

95 / 114 page

PSoC® 5LP: CY8C52LP Family

Datasheet

Document Number: 001-84933 Rev. *L

Page 95 of 114

11.7.5 External Memory Interface

Figure 11-58. Asynchronous Write and Read Cycle Timing, No Wait States

Table 11-50. Asynchronous Write and Read Timing Specifications[63]

Parameter

Description

Conditions

Min

Typ

Max

Units

Fbus_clock Bus clock frequency[64]

––

MHz

Tbus_clock Bus clock period[65]

30.3

–

Twr_Setup

Time from EM_data valid to rising edge of

EM_WE and EM_CE

Tbus_clock – 10

–

Trd_setup

Time that EM_data must be valid before rising

edge of EM_OE

5–

–

Trd_hold

Time that EM_data must be valid after rising

edge of EM_OE

5–

–

Tbus_clock

Bus Clock

EM_Addr

EM_CE

EM_WE

EM_OE

EM_Data

Write Cycle

Read Cycle

Minimum of 4 bus clock cycles between successive EMIF accesses

Trd_setup

Trd_hold

Twr_setup

Notes

63. Based on device characterization (Not production tested).

64. EMIF signal timings are limited by GPIO frequency limitations. See “GPIO” section on page 68.

65. EMIF output signals are generally synchronized to bus clock, so EMIF signal timings are dependent on bus clock frequency.

CY8C52LP Scheda tecnica(PDF) 95 Page - Cypress Semiconductor

CY8C52LP Scheda tecnica(HTML) 95 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL