| Motore di ricerca datesheet componenti elettronici |
|
EP9312 Scheda tecnica(PDF) 25 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
EP9312 Scheda tecnica(HTML) 25 Page - Cirrus Logic |
|
25 / 62 page ![]() DS515PP7 ©Copyright 2005 Cirrus Logic (All Rights Reserved) 25 EP9312 Universal Platform SOC Processor Static Memory Burst Read Cycle Note: These characteristics are valid when the Page Mode Enable (Burst Mode) bit is set. See the User's Guide for details. Parameter Symbol Min Typ Max Unit CSn assert to Address 1 transition time tADd1 - tHCLK × (WST1 + 1) -ns Address assert time tADd2 - tHCLK × (WST2 + 1) -ns AD transition to CSn deassert time tADd3 - tHCLK × (WST1 + 2) -ns AD hold from CSn deassert time tADh tHCLK -- ns CSn to RDn delay time tRDd -- 3 ns CSn to DQMn assert delay time tDQMd -- 1 ns DA setup to AD transition time tDAs1 15 - - ns DA setup to CSn deassert time tDAs2 tHCLK + 12 -- ns DA hold from AD transition time tDAh1 0- - ns DA hold from RDn deassert time tDAh2 0- - ns Figure 12. Static Memory Burst Read Cycle Timing Measurement AD CSn WRn RDn DQMn DA t ADd1 t ADd2 t ADd2 t RDd t DQMd t DAs1 t DAh1 t DAs1 t DAh1 t DAs1 t DAh1 t DAs2 t DAh2 t ADh WAIT t ADd3 t ADs |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |