| Motore di ricerca datesheet componenti elettronici |
|
EP9312 Scheda tecnica(PDF) 26 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
EP9312 Scheda tecnica(HTML) 26 Page - Cirrus Logic |
|
26 / 62 page ![]() 26 ©Copyright 2005 Cirrus Logic (All Rights Reserved) DS515PP7 EP9312 Universal Platform SOC Processor Static Memory Burst Write Cycle Note: These characteristics are valid when the Page Mode Enable (Burst Mode) bit is set. See the User's Guide for details. Parameter Symbol Min Typ Max Unit AD setup to WRn assert time tADs tHCLK − 3 ns AD hold from WRn deassert time tADh tHCLK × 2 ns WRN/DQMn deassert to AD transition time tADd tHCLK + 6 ns CSn hold from WRn deassert time tCSh 7 ns CSn to WRn assert delay time tWRd 2ns CSn to DQMn assert delay time tDQMd 1ns DQMn assert time tDQpwL tHCLK × (WST1 + 1) ns DQMn deassert time tDQpwH (tHCLK × 2) + 14 ns WRn assert time tWRpwL tHCLK × (WST1 + 11) ns WRn deassert time tWRpwH (tHCLK × 2) + 7 ns WRn/DQMn deassert to DA transition time tDAh tHCLK ns WRn/DQMn assert to DA valid time tDAv 8ns Figure 13. Static Memory Burst Write Cycle Timing Measurement AD CSn WRn RD DQMn DA WAIT t ADs t ADd t WRpwL t DQpwL t DQpwH t WRpwH t DAv t DAh t WRd t DQMd t CSh t ADh |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |