LMKDB1108FS datasheet(7/126 Pages) TI2

7 / 126 page

Table 5-1. LMKDB1120 and LMKDB1120FS Pin Functions (continued)

TYPE(1)

DESCRIPTION

NAME(2) (3)

NO.

vOE16#/NC

Active low input to control CLK16. Internal pulldown resistor. This pin can be left no

connect to match with DB2000QL pinout.

0 = Output Active, 1 = Output Inactive

vOE17#/NC

Active low input to control CLK17. Internal pulldown resistor. This pin can be left no

connect to match with DB2000QL pinout.

0 = Output Active, 1 = Output Inactive

vOE18#/NC

D11

Active low input to control CLK18. Internal pulldown resistor. This pin can be left no

connect to match with DB2000QL pinout.

0 = Output Active, 1 = Output Inactive

vOE19#/NC

J11

Active low input to control CLK19. Internal pulldown resistor. This pin can be left no

connect to match with DB2000QL pinout.

0 = Output Active, 1 = Output Inactive

SBI_OUT/NC

SBI data output pin/No connect. This pin can be left no connect to match with DB2000QL

pinout.

vPWRGD/PWRDN#

Power Good/Power Down Active Low. Multifunctional input pin. Internal pullup resistor.

On the first low-to-high transition, functions as Power Good pin which starts up the device

On the subsequent low/high transitions, functions as Power Down Active Low pin which

controls the device to enter or exit power-down mode.

Low = power-down mode

High = normal operation mode

vSBI_EN

SBI Enable. Internal pulldown resistor. Do not change the state of this pin after power-up.

Low at power-up = SBI interface disabled. Pin L8, L10 and E11 function as OE pins. High

at power-up = SBI interface enabled.

Pin L8, L10 and E11 function as SBI interface pins. SMBus and other OE pins remain

functional.

^vSADR1_tri

SMBus Address 3-level input pin. Internal pullup and pulldown resistors.

^vSADR0_tri

SMBus Address 3-level input pin. Internal pullup and pulldown resistors.

LOS#/NC

G11

Loss of Input Clock Signal Active Low/No Connect. Open drain. Requires external pullup

resistor. This pin can be left no connect to match with DB2000QL pinout.

Low = Invalid input clock.

High = Valid input clock.

SMB_DATA

I/O

SMBus Data. Requires external pullup resistor. No connect if unused.

SMB_CLK

SMBus Clock. Requires external pullup resistor. No connect if unused.

F2, F11, G2,

No connect.

(1)

I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power, NC = No Connect

(2)

Pins with a "^" prefix have an internal pullup resistor. Pins with a "v" prefix have an internal pulldown resistor. Pins with a "^v" have an

internal pullup resistor and an internal pulldown resistor so that mid level is selected when the pin is left floating. Pins with "^/v" have an

internal pullup or pulldown based on selected function.

(3)

The "#" symbol indicates active low.

www.ti.com

LMKDB1102, LMKDB1104, LMKDB1104FS

LMKDB1108, LMKDB1108FS, LMKDB1112, LMKDB1120, LMKDB1120FS

SNAS855F – NOVEMBER 2023 – REVISED NOVEMBER 2025

Submit Document Feedback

Product Folder Links: LMKDB1102 LMKDB1104 LMKDB1104FS LMKDB1108 LMKDB1108FS LMKDB1112 LMKDB1120 LMKDB1120FS

LMKDB1108FS Scheda tecnica(PDF) 7 Page - Texas Instruments

LMKDB1108FS Scheda tecnica(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL