| Motore di ricerca datesheet componenti elettronici |
|
LMKDB1108FS Scheda tecnica(PDF) 9 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LMKDB1108FS Scheda tecnica(HTML) 9 Page - Texas Instruments |
|
9 / 126 page ![]() Table 5-2. LMKDB1112 Pin Functions (continued) PIN TYPE(1) DESCRIPTION NAME(2) (3) NO. CLK0_N A2 O LP-HCSL differential clock output 0. No connect if unused. CLK0_P A3 O CLK1_N A4 O LP-HCSL differential clock output 1. No connect if unused. CLK1_P A5 O CLK2_N A6 O LP-HCSL differential clock output 2. No connect if unused. CLK2_P A7 O CLK3_N A8 O LP-HCSL differential clock output 3. No connect if unused. CLK3_P A9 O CLK4_P C10 O LP-HCSL differential clock output 4. No connect if unused. CLK4_N B10 O CLK5_P E10 O LP-HCSL differential clock output 5. No connect if unused. CLK5_N D10 O CLK6_P G10 O LP-HCSL differential clock output 6. No connect if unused. CLK6_N F10 O CLK7_P J10 O LP-HCSL differential clock output 7. No connect if unused. CLK7_N H10 O CLK8_P K8 O LP-HCSL differential clock output 8. No connect if unused. CLK8N K9 O CLK9_P K6 O LP-HCSL differential clock output 9. No connect if unused. CLK9_N K7 O CLK10_P K4 O LP-HCSL differential clock output 10. No connect if unused. CLK10_N K5 O CLK11_P H1 O LP-HCSL differential clock output 11. No connect if unused. CLK11_N J1 O POWER VDDA F2 P Analog power supply. Additional power supply filtering is recommended. See Section 10.3 for details. VDDCLK B5, C9, H2, H9, J3 P Output power supply GND D4, D5,D6, D7,E4, E5,E6, E7,F4, F5, F6, F7,G4, G5,G6, G7 G Device Ground pin. LOGIC CONTROLS / STATUS ^OE0# B3 I Active low input to control CLK0. Internal pullup resistor. 0 = Output Active, 1 = Output Inactive ^OE1# B4 I Active low input to control CLK1. Internal pullup resistor. 0 = Output Active, 1 = Output Inactive ^/vOE2#/SBI_OUT B7 I or O Active low input to control CLK2 or SBI data output pin. Internal pullup resistor. SBI_EN pin controls function of this pin. OE mode with an internal pullup: 0 = Active output, 1 = Inactive output. SBI Mode: SBI shift register data output. ^OE3# B8 I Active low input to control CLK3. Internal pullup resistor. 0 = Output Active, 1 = Output Inactive www.ti.com LMKDB1102, LMKDB1104, LMKDB1104FS LMKDB1108, LMKDB1108FS, LMKDB1112, LMKDB1120, LMKDB1120FS SNAS855F – NOVEMBER 2023 – REVISED NOVEMBER 2025 Copyright © 2025 Texas Instruments Incorporated Submit Document Feedback 9 Product Folder Links: LMKDB1102 LMKDB1104 LMKDB1104FS LMKDB1108 LMKDB1108FS LMKDB1112 LMKDB1120 LMKDB1120FS |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |