Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

H8S/2214 Scheda tecnica(PDF) 572 Page - Renesas Technology Corp

Il numero della parte H8S/2214
Spiegazioni elettronici  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  936 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S/2214 Scheda tecnica(HTML) 572 Page - Renesas Technology Corp

Back Button H8S/2214 Datasheet HTML 568Page - Renesas Technology Corp H8S/2214 Datasheet HTML 569Page - Renesas Technology Corp H8S/2214 Datasheet HTML 570Page - Renesas Technology Corp H8S/2214 Datasheet HTML 571Page - Renesas Technology Corp H8S/2214 Datasheet HTML 572Page - Renesas Technology Corp H8S/2214 Datasheet HTML 573Page - Renesas Technology Corp H8S/2214 Datasheet HTML 574Page - Renesas Technology Corp H8S/2214 Datasheet HTML 575Page - Renesas Technology Corp H8S/2214 Datasheet HTML 576Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 572 / 936 page
background image
Section 12 Serial Communication Interface (SCI)
Rev.4.00 Sep. 18, 2008 Page 512 of 872
REJ09B0189-0400
(b) Serial data transmission (clocked synchronous mode)
Figure 12.21 shows a sample flowchart for serial transmission.
The following procedure should be used for serial data transmission.
No
<End>
[1]
Yes
Initialization
Start transmission
Read TDRE flag in SSR
[2]
Write transmit data to TDR and
clear TDRE flag in SSR to 0
No
Yes
No
Yes
Read TEND flag in SSR
[3]
Clear TE bit in SCR to 0
TDRE = 1
All data transmitted?
TEND = 1
[1] SCI initialization:
The TxD pin is automatically
designated as the transmit data output
pin.
[2] SCI status check and transmit data
write:
Read SSR and check that the TDRE
flag is set to 1, then write transmit data
to TDR and clear the TDRE flag to 0.
[3] Serial transmission continuation
procedure:
To continue serial transmission, be
sure to read 1 from the TDRE flag to
confirm that writing is possible, then
write data to TDR, and then clear the
TDRE flag to 0.
Checking and clearing of the TDRE
flag is automatic when the DMAC or
DTC* is activated by a transmit data
empty interrupt (TXI) request, and data
is written to TDR.
Note: * The TDRE flag is cleared
automatically by DTC only when
the DTC DISEL bit is 0 and
furthermore the transfer counter is
not 0. Therefore the CPU must
clear the TDRE flag when either
DISEL is 1 or when DISEL is 0 and
furthermore the transfer counter is
0.
Figure 12.21 Sample Serial Transmission Flowchart



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com