| Motore di ricerca datesheet componenti elettronici |
|
H8S/2214 Scheda tecnica(PDF) 14 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2214 Scheda tecnica(HTML) 14 Page - Renesas Technology Corp |
|
14 / 936 page ![]() Rev.4.00 Sep. 18, 2008 Page xiv of lx REJ09B0189-0400 Item Page Revisions (See Manual for Details) 9.14 Handling of Unused Pins 358 Newly added 10.2.1 Timer Control Register (TCR) Bits 4 and 3—Clock Edge 1 and 0 (CKEG1, CKEG0) 368 Note amended Note: Internal clock edge selection is valid when the input clock is φ/4 or slower. This setting is ignored if the input clock is φ /1, or when overflow/underflow of another channel is selected. (Counting occurs on the falling edge of φ when φ/1 is selected.) 10.2.5 Timer Status Register (TSR) Bit 3—Input Capture/Output Compare Flag D (TGFD) 383 Description amended Bit 3 TGFD Description 0 [Clearing conditions] (Initial value) • When DTC is activated by a TGID interrupt, the DTC module MRB register DISEL bit is 0, and furthermore the transfer counter is not 0. • When 0 is written to TGFD after reading TGFD = 1 Bit 2—Input Capture/Output Compare Flag C (TGFC) Description amended Bit 2 TGFC Description 0 [Clearing conditions] (Initial value) • When DTC is activated by a TGIC interrupt, the DTC module MRB register DISEL bit is 0, and furthermore the transfer counter is not 0. • When 0 is written to TGFC after reading TGFC = 1 Bit 1—Input Capture/Output Compare Flag B (TGFB) 384 Description amended Bit 1 TGFB Description 0 [Clearing conditions] (Initial value) • When DTC is activated by a TGIB interrupt, the DTC module MRB register DISEL bit is 0, and furthermore the transfer counter is not 0. • When 0 is written to TGFB after reading TGFB = 1 Bit 0—Input Capture/Output Compare Flag A (TGFA) Description amended Bit 0 TGFA Description 0 [Clearing conditions] (Initial value) • When DTC is activated by a TGIA interrupt, the DTC module MRB register DISEL bit is 0, and furthermore the transfer counter is not 0. • When DMAC is activated by TGIA interrupt while DTA bit of DMABCR in DMAC is 1 • When 0 is written to TGFA after reading TGFA = 1 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |