CDPCLK4 datasheet(164/274 Pages) ALTERA

164 / 274 page

9–6

Chapter 9: Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family

Configuration Features

Cyclone III Device Handbook

August 2012

Altera Corporation

Volume 1

In Cyclone III device family, you can select either a fast POR time or standard POR

time depending on the MSEL pin settings. The fast POR time is 3 ms < TPOR < 9 ms

for the fast configuration time. The standard POR time is 50 ms < TPOR < 200 ms,

which has a lower power-ramp rate.

Table 9–2 lists the supported POR times for each configuration scheme.

In some applications, it is necessary for a device to wake up very quickly to begin

operation. The Cyclone III device family offers the fast POR time option to support

fast wake-up time applications. The fast POR time option has stricter power-up

requirements when compared with the standard POR time option. You can select

either the fast POR or standard POR options with the MSEL pin settings.

1 The automotive application is for Cyclone III devices only. The Cyclone III devices

fast wake-up time meets the requirement of common bus standards in automotive

applications, such as Media Orientated Systems Transport (MOST) and Controller

Area Network (CAN).

f For more information about wake-up time and the POR circuit, refer to the

Hot-Socketing and Power-On Reset in Cyclone III Devices chapter.

Table 9–2. Cyclone III Device Family Supported POR Times Across Configuration Schemes (1)

Configuration Scheme

Fast POR Time

(3 ms< TPOR < 9 ms)

Standard POR Time

(50 ms< TPOR < 200 ms)

Configuration

Voltage

Standard (V) (2)

Fast Active Serial Standard (AS Standard POR)

—

3.3

Fast Active Serial Standard (AS Standard POR)

—

3.0/2.5

Fast Active Serial Fast (AS Fast POR)

—3.3

Fast Active Serial Fast (AS Fast POR)

—3.0/2.5

Active Parallel ×16 Standard (AP Standard POR, for

Cyclone III devices only)

—

3.3

Active Parallel ×16 Standard (AP Standard POR, for

Cyclone III devices only)

—

3.0/2.5

Active Parallel ×16 Standard (AP Standard POR, for

Cyclone III devices only)

—

1.8

Active Parallel ×16 Fast (AP Fast POR, for

Cyclone III devices only)

—3.3

Active Parallel ×16 Fast (AP Fast POR, for

Cyclone III devices only)

—1.8

Passive Serial Standard (PS Standard POR)

—

3.3/3.0/2.5

Passive Serial Fast (PS Fast POR)

—

3.3/3.0/2.5

Fast Passive Parallel Fast (FPP Fast POR)

—

3.3/3.0/2.5

Fast Passive Parallel Fast (FPP Fast POR)

—1.8/1.5

JTAG-based configuration

(3)

—

Notes to Table 9–2:

(1) Altera recommends connecting the MSEL pins to VCCA or GND depending on the MSEL pin settings.

(2) The configuration voltage standard is applied to the VCCIO supply of the bank in which the configuration pins reside.

(3) JTAG-based configuration takes precedence over other configuration schemes, which means the MSEL pin settings are ignored. However, the

POR time is dependent on the MSEL pin settings.

CDPCLK4 Scheda tecnica(PDF) 164 Page - Altera Corporation

CDPCLK4 Scheda tecnica(HTML) 164 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL