CDPCLK4 datasheet(166/274 Pages) ALTERA

166 / 274 page

9–8

Chapter 9: Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family

Configuration Features

Cyclone III Device Handbook

August 2012

Altera Corporation

Volume 1

The output resistance of the repeater buffers must fit the maximum overshoot

equation shown in Equation 9–1:

Configuration Process

This section describes the configuration process.

f For more information about the configuration cycle state machine of Altera FPGAs,

refer to the Configuring Altera FPGAs chapter in volume 1 of the Configuration

Handbook.

Power Up

If the device is powered up from the power-down state, the VCCIO for all the I/O

banks must be powered up to the appropriate level for the device to exit POR.

To begin configuration, the required voltages listed in Table 9–4 must be powered up

to the appropriate voltage levels.

Reset

When nCONFIG or nSTATUS is low, the device is in reset. After power-up, the Cyclone III

device family goes through POR. POR delay depends on the MSEL pin settings,

which correspond to your configuration scheme.

Depending on the configuration scheme, a fast or standard POR time is available.

POR time for fast POR ranges between 3–9 ms. POR time for standard POR, which

has a lower power-ramp rate, ranges between 50–200 ms.

During POR, the device resets, holds nSTATUS and CONF_DONE low, and tri-states all

user I/O pins.

1 The configuration bus is not tri-stated in POR stage if the MSEL pins are set to AS or AP

mode. To tri-state the configuration bus for AS and AP configuration schemes, you

must tie nCE high and nCONFIG low. For more information about the hardware

implementation, refer to “Configuring With Multiple Bus Masters” on page 9–30.

Equation 9–1. (1)

Note to Equation 9–1:

(1)

O is the transmission line impedance and RE is the equivalent resistance of the output buffer.

0.8ZO RE 1.8ZO



Table 9–4. Power-Up Voltage for Cyclone III Device Family Configuration

Device

Voltage that must be Powered-Up (1)

Cyclone III

VCCINT, VCCA, VCCIO (2)

Cyclone III LS

VCCBAT, VCCINT, VCCA, VCCIO (2)

Notes to Table 9–4:

(1) Voltages must be powered up to the appropriate voltage levels to begin configuration.

(2) VCCIO is for banks in which the configuration and JTAG pins reside.

CDPCLK4 Scheda tecnica(PDF) 166 Page - Altera Corporation

CDPCLK4 Scheda tecnica(HTML) 166 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL