CDPCLK4 datasheet(208/274 Pages) ALTERA

208 / 274 page

9–50

Chapter 9: Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family

Configuration Features

Cyclone III Device Handbook

August 2012

Altera Corporation

Volume 1

For device VCCIO of 1.2, 1.5, and 1.8 V, refer to Figure 9–25. You can power up the VCC

of the download cabled with the supply from VCCIO.

Figure 9–24. JTAG Configuration of a Single Device Using a Download Cable (2.5, 3.0, and 3.3-V

VCCIO Powering the JTAG Pins)

Notes to Figure 9–24:

(1) The resistor value can vary from 1 k

 to 10 k. Perform signal integrity analysis to select the resistor value for your

setup.

(2) Connect these pull-up resistors to the VCCIO supply of the bank in which the pin resides.

(3) The nCE pin must be connected to GND or driven low for successful JTAG configuration.

(4) The nCEO pin is left unconnected or used as a user I/O pin when it does not feed the nCE pin of another device.

(5) Connect the nCONFIG and MSEL[3..0] pins to support a non-JTAG configuration scheme. If you only use a JTAG

configuration, connect the nCONFIG pin to logic high and the MSEL[3..0] pins to ground. In addition, pull DCLK and

DATA[0]

either high or low, whichever is convenient on your board.

(6) Power up the VCC of the ByteBlaster II, USB-Blaster, ByteBlasterMV, or Ethernet Blaster cable with a 2.5- V supply

from VCCA. Third-party programmers must switch to 2.5 V. Pin 4 of the header is a VCC power supply for the

MasterBlaster cable. The MasterBlaster cable can receive power from either 5.0- or 3.3-V circuit boards, DC power

supply, or 5.0 V from the USB cable. For this value, refer to the MasterBlaster Serial/USB Communications Cable User

Guide.

(7) Pin 6 of the header is a VIO reference voltage for the MasterBlaster output driver. VIO must match the device's VCCA.

For this value, refer to the MasterBlaster Serial/USB Communications Cable User Guide. In USB-Blaster,

ByteBlaster II, ByteBlasterMV, and Ethernet Blaster, this pin is a no connect.

nCE (3)

MSEL[3..0]

nCONFIG

CONF_DONE

VCCA

VCCA (6)

GND

VCCIO (2)

GND

VCCIO (2)

(5)

VCCA

10 k

(1)

nSTATUS

Pin 1

Download Cable 10-Pin Male

Header (Top View)

GND

TCK

TDO

TMS

TDI

1 k

GND

VIO (7)

Cyclone III Device Family

nCEO

N.C. (4)

DCLK

DATA[0]

(5)

CDPCLK4 Scheda tecnica(PDF) 208 Page - Altera Corporation

CDPCLK4 Scheda tecnica(HTML) 208 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL