| Motore di ricerca datesheet componenti elettronici |
|
FS23 Scheda tecnica(PDF) 192 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FS23 Scheda tecnica(HTML) 192 Page - NXP Semiconductors |
|
192 / 230 page ![]() NXP Semiconductors FS23 Safety system basis chip (SBC) with power management, CAN FD and LIN transceivers 24.11 OTP_V1_CFG9 Bit 7 6 5 4 3 2 1 0 Write Read VBOS2V1_ SW_ALWAYS_ EN_OTP V1MON_ OTP CONF_OV_ V1_OTP CONF_TSD_ V1_OTP CONF_OC_ V1_OTP VV1_ LDO_ OTP CONF_OC_ TO_V1_OTP VBOS2V1_ SW_LP_ EN_OTP Reset 0 0 0 0 0 0 0 0 Table 213. OTP_V1_CFG9 register bit allocation Bit Symbol Description Control VBOS to V1 switch in LPON mode when V1 = BUCK (the switch is kept open when V1 = LDO) 0 VBOS to V1 switch is open in LPON mode 1 VBOS to V1 switch is closed in LPON mode 0 VBOS2V1_SW_LP_EN_OTP Reset on power-on reset Select V1 LDO overcurrent time out to protect the external PNP 0 V1 PNP OC time out = 10 ms 1 V1 PNP OC time out = 1 ms 1 CONF_OC_TO_V1_OTP Reset on power-on reset Select V1 LDO regulator output voltage 0 V1 = 3.3 V 1 V1 = 5.0 V 2 VV1_LDO_OTP Reset on power-on reset Select V1 LDO overcurrent threshold 0 V1 LDO OC = 150 mA 1 V1 LDO OC = 75 mA 3 CONF_OC_V1_OTP Reset on power-on reset Select the device reaction in case of V1 thermal shutdown detection 0 V1 regulator is disabled in case of TSD 1 V1 regulator is disabled and the device transitions to Fail-Safe state in case of TSD 4 CONF_TSD_V1_OTP Reset on power-on reset Select the device reaction in case of V1 overvoltage detection 0 V1 regulator is disabled in case of OV 1 V1 regulator is disabled and the device transitions to Fail-Safe state in case of OV 5 CONF_OV_V1_OTP Reset on power-on reset Select V1 VMON input voltage 0 V1MON = 3.3 V 1 V1MON = 5.0 V 6 V1MON_OTP Reset on power-on reset Control VBOS to V1 switch in Normal and LPON modes when V1 = BUCK (the switch is kept open when V1 = LDO) 0 VBOS to V1 switch is open in Normal mode 1 VBOS to V1 switch is closed in Normal and LPON mode (possible only when V1 = 5 V in Normal mode) 7 VBOS2V1_SW_ ALWAYS_EN_OTP Reset on power-on reset Table 214. OTP_V1_CFG9 register bit description FS23 All information provided in this document is subject to legal disclaimers. © 2024 NXP B.V. All rights reserved. Product data sheet Rev. 7.0 — 16 October 2024 Document feedback 192 / 230 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |