 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
IS46LR16640C Scheda tecnica(PDF) 27 Page - Integrated Silicon Solution, Inc |
|
|
|||||||||||||||||||||||||||||
IS46LR16640C Scheda tecnica(HTML) 27 Page - Integrated Silicon Solution, Inc |
|
|
27 / 47 page  27 Rev. 0A | October 2022 www.issi.com - dram@issi.com IS43/46LR32320C IS43/46LR16640C Parameter Symbol -5 Unit Note Min Max System Clock Cycle time CL=3 tCK 4.8 ns 1 CL=2 12 ns 1 DQ Output access time from CK, /CK CL=3 tAC 2.0 5.0 ns CL=2 2.0 6.5 Clock High pulse width tCH 0.45 0.55 tCK Clock Low pulse width tCL 0.45 0.55 tCK CKE min. pulse width (High/Low pulse width) tCKE 1 tCK DQ and DM Input Setup time tDS 0.4 ns 2, 3, 4 DQ and DM Input Hold time tDH 0.4 ns 2, 3, 4 DQ and DM Input Pulse width tDIPW 1.4 ns 5 Address and Control Input Setup time tIS 0.9 ns 4, 6, 7 Address and Control Input Hold time tIH 0.9 ns 4, 6, 7 Address and Control Input Pulse Width tIPW 2.3 ns 5 DQ & DQS Low-impedance time from CK, /CK tLZ 1.0 ns 8 DQ & DQS High-impedance time from CK, /CK CL=3 tHZ - 5.0 ns 8 CL=2 - 6.5 DQS - DQ Skew tDQSQ 0.4 ns 9 Half Clock Period tHP tCH, tCL ns Data Hold Skew Factor tQHS 0.5 ns DQ / DQS Output Hold time from DQS tQH tHP-tQHS ns Write Command to first DQS Latching Transition tDQSS 0.7 1.2 tCK DQS Input High pulse Width tDQSH 0.4 0.6 tCK DQS Input Low pulse Width tDQSL 0.4 0.6 tCK DQS Falling Edge to CK Setup Time tDSS 0.2 tCK DQS Falling Edge Hold Time From CK tDSH 0.2 tCK Access Window of DQS from CK, /CK CL=3 tDQSCK 2.0 5.0 ns CL=2 2.0 8.0 ns ACTIVE to PRECHARGE Command Period tRAS 38.4 70K ns ACTIVE to ACTIVE Command Period tRC 52.8 ns Mode Register Set command cycle time tMRD 2 tCK Average periodic refresh interval tREFI 7.8 us 10, 15 Auto Refresh Period tRFC 72 ns Active to Read or Write delay tRCD 14.4 ns Precharge command period tRP 14.4 ns Active Bank A to Active Bank B Delay tRRD 9.6 ns Read of SRR to next valid command tSRC CL + 1 tCK SRR to read tSRR 2 tCK Write Recovery time tWR 14.4 ns Auto Precharge Write Recovery + Precharge time tDAL (tWR/tCK) + (tRP/tCK) Internal Write to Read Command Delay tWTR 2 tCK DQS Read preamble CL=3 tRPRE 0.9 1.1 tCK 11 CL=2 0.5 1.1 tCK 11 DQS Read postamble tRPST 0.4 0.6 tCK DQS Write preamble tWPRE 0.25 tCK DQS Write preamble setup time tWPRES 0 ns 12 DQS Write postamble tWPST 0.4 0.6 tCK 13 Exit Power Down to next valid command Delay tXP 1 tCK 14 Self Refresh Exit to next valid Command Delay tXSR 110 ns Table16: AC Characteristic (AC operation conditions unless otherwise noted) |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
