Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

IS46LR16640C Scheda tecnica(PDF) 35 Page - Integrated Silicon Solution, Inc

Il numero della parte IS46LR16640C
Spiegazioni elettronici  1Gb (x16, x32) Mobile DDR SDRAM
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  ISSI [Integrated Silicon Solution, Inc]
Homepage  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS46LR16640C Scheda tecnica(HTML) 35 Page - Integrated Silicon Solution, Inc

Back Button IS46LR16640C Datasheet HTML 31Page - Integrated Silicon Solution, Inc IS46LR16640C Datasheet HTML 32Page - Integrated Silicon Solution, Inc IS46LR16640C Datasheet HTML 33Page - Integrated Silicon Solution, Inc IS46LR16640C Datasheet HTML 34Page - Integrated Silicon Solution, Inc IS46LR16640C Datasheet HTML 35Page - Integrated Silicon Solution, Inc IS46LR16640C Datasheet HTML 36Page - Integrated Silicon Solution, Inc IS46LR16640C Datasheet HTML 37Page - Integrated Silicon Solution, Inc IS46LR16640C Datasheet HTML 38Page - Integrated Silicon Solution, Inc IS46LR16640C Datasheet HTML 39Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 47 page
background image
35
Rev. 0A | October 2022
www.issi.com - dram@issi.com
IS43/46LR32320C
IS43/46LR16640C
Figure21 : Write Burst (BL=4)
Write
The WRITE command is used to initiate a Burst Write access to an active row. The value of BA0, BA1 selects the bank and address inputs
select the starting column location.
The value of A10 determines whether or not auto precharge is used.If autoprecharge is selected, the row being accessed will be precharged
at the end of the write burst; if auto precharge is not selected, the row will remain open for subsequent access. Input data appearing on the
data bus, is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is
registered low, the corresponding data will be written to the memory; if the DM signal is registered high, the corresponding data-inputs will
be ignored, and a write will not be executed to that byte/column location. The memory controller drives the DQS during write operations.
The initial low state of the DQS is known as the write preamble and the low state following the last data-in element is write postamble. Upon
completion of a burst, assuming no new commands have been initiated, the I/O's will stay high-Z and any additional input data will be
ignored.
Figure20 : Write command
Notes :
1. CA : Column address
2. BA : Bank address
3. A10=High : Enable Auto precharge
A10=Low : Disable Auto precharge
Notes:
1. Din n = Data-In from Column n.
CLK
/CLK
CKE
/CS
/RAS
/CAS
/WE
CA
A0~A9
A10
BA
BA0, BA1
Don’t care
Bank a
COL m
Bank a
COL n
WRITE
NOP
WRITE
/CLK
CLK
T0
T1
T2
T3
T1n
T2n
DQ
tDQSS
tWPST
Don’ t care
DQS
tWPRES
tWPRE
tDH
tDS
DM
DIN
n
DIN
n+1
DIN
n+2
DIN
n+3
Address
Command
tDQSH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com