CDCE72010 datasheet(6/70 Pages) TI

6 / 70 page

RECOMMENDED OPERATING CONDITIONS

CDCE72010

SCAS858 – JUNE 2008...................................................................................................................................................................................................... www.ti.com

for the CDCE72010 device for under the specified industrial temperature range of –40°C to 85°C

MIN

NOM

MAX

UNIT

Power Supply

VCC

Supply voltage

3.3

3.6

VCC_PLL,

VCC_IN,

Analog supply voltage

3.3

3.6

VCC_VCXO,

VCCA

VCC_CP

2.3

VCC

REF at 30.72MHz VCXO at

Divider 1 set to divide by 8 (DCR

P LVPECL

491.52MHz Outputs are

30%) Divider 2 set to divide by 4

2.9

LVPECL-HS

(DCR 30%) Divider 3 set to divide

by 2 (DCR 30%) Divider 4 set to

REF at 30.72MHz VCXO at

P LVDS

2.0

divide by 2 (DCR 30%) Divider 5

491.52MHz Outputs are LVDS-HS

set to divide by 1 (DCR 30%)

Divider 6 set to divide by 1 (DCR

0%) Divider 7 set to divide by 1

REF at 30.72MHz VCXO at

P LVCMOS

2.2

(DCR 0%) Divider 8 set to divide by

122.88MHz Outputs are LVCMOS

1 (DCR 0%) DCR: Divider Current

Reduction Setting

REF at 30.72MHz VCXO at

Dividers are disabled. Outputs are

P OFF

775

491.52MHz

disabled.

P PD

Device is powered down

Typical Operating Conditions at VCC=3.3V and 25°C unless otherwise specified.

Differential Input Mode (PRI_REF, SEC_REF, VCXO_IN and AUX_IN)

VINPP

Input amplitude(1)

(V_INP – VINN)

0.1

1.3

VICM

Common-mode input voltage

1.0

VCC– 0.3

Differential input current high ( No

IIH

VI = VCC, VCC = 3.6 V

µA

internal termination)

Differential input current low( No

IIL

VI = 0 V, VCC = 3.6 V

–20

µA

internal termination)

Input capacitance on PRI_REF, SEC_REF and VCXO_REF

Input capacitance on AUX_IN

LVCMOS Input Mode (SPI_CLK, SPI_MOSI, SPI_LE, PD, RESET, REF_SEL, MOD_SEL)

VIL

Low-level input voltage LVCMOS(2)

0.3 VCC

VIH

High-level input voltage LVCMOS(2)

0.7 VCC

VCC

VIK

LVCMOS input clamp voltage

VCC = 3 V, II = –18 mA

–1.2

IIH

LVCMOS input current

VI = VCC, VCC = 3.6 V

µA

IIL

LVCMOS input

VI = 0 V, VCC = 3.6 V

–10

–40

µA

Input capacitance (LVCMOS

VI = 0 V or VCC

signals)

(1)

VINPP minimum and maximum is required to maintain ac specifications; the actual device function tolerates at a minimum VINPP of

150mV.

(2)

VIL and VIH are required to maintain ac specifications; the actual device function tolerates a smaller input level of 1V, if an AC coupling

to VCC/2 is provided.

Submit Documentation Feedback

Product Folder Link(s): CDCE72010

CDCE72010 Scheda tecnica(PDF) 6 Page - Texas Instruments

CDCE72010 Scheda tecnica(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Scheda tecnica Scarica

Link URL