CDCE72010 datasheet(1/70 Pages) TI

Il numero della parte	CDCE72010

Spiegazioni elettronici	Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor

PDF	70 Pages

Scroll/Zoom	100%

Produttore elettronici	TI [Texas Instruments]

Homepage	http://www.ti.com

Logo

1 / 70 page

1

FEATURES

APPLICATIONS

CDCE72010

www.ti.com...................................................................................................................................................................................................... SCAS858 – JUNE 2008

Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor

• Wide Charge-Pump Current Range From

200

µA to 3mA

• High Performance LVPECL, LVDS, LVCMOS

PLL Clock Synchronizer

• Dedicated Charge-Pump Supply for Wide

Tuning Voltage Range VCOs

• Two Reference Clock Inputs (Primary and

Secondary Clock) for Redundancy Support

• Presets Charge-Pump to V

CC_CP/2 for Fast

with Manual or Automatic Selection

Center-Frequency Setting of VC(X)O,

Controlled Via the SPI Bus

• Accepts Two Differential Input (LVPECL or

LVDS) References up to 500MHz (or Two

• SERDES Startup Mode (Depending on VCXO

LVCMOS Inputs up to 250MHz) as PLL

Range)

Reference

• Auxiliary Input: Output 9 can Serve as 2nd

• VCXO_IN Clock is Synchronized to One of Two

VCXO Input to Drive All Outputs or to Serve as

Reference Clocks

PLL Feedback Signal

• VCXO_IN Frequencies up to 1.5GHz (LVPECL)

• RESET or HOLD Input Pin to Serve as Reset or

800Mhz for LVDS and 250MHz for LVCMOS

Hold Functions

Level Signaling

• REFERENCE SELECT for Manual Select

• Outputs Can be a Combination of LVPECL,

Between Primary and Secondary Reference

LVDS, and LVCMOS (Up to 10 Differential

Clocks

LVPECL or LVDS Outputs or up to 20 LVCMOS

• POWER DOWN (PD) to Put Device in Standby

Outputs), Output 9 can be Converted to an

Mode

Auxiliary Input as a 2nd VC(X)O.

• Analog and Digital PLL Lock Indicator

• Output Divider is Selectable to Divide by 1, 2,

• Internally Generated VBB Bias Voltages for

3, 4, 5, 6, 8, 10, 12, 16, 18, 20, 24, 28, 30, 32, 36,

Single-Ended Input Signals

40, 42, 48, 50, 56, 60, 64, 70, or 80 On Each

• Frequency Hold-Over Mode Activated by

Output Individually up to Eight Dividers.

HOLD Pin or SPI Bus to Improve Fail-Safe

(Except for Output 0 and 9, Output 0 Follows

Operation

Output 1 Divider and Output 9 Follows Output

• Input to All Outputs Skew Control

8 Divider)

• Individual Skew Control for Each Output with

• SPI Controllable Device Setting

Each Output Divider

• Individual Output Enable Control via SPI

• Packaged in a QFN-64 Package

Interface

• ESD Protection Exceeds 2kV HBM

• Integrated On-Chip Non-Volatile Memory

(EEPROM) to Store Settings without the Need

• Industrial Temperature Range of –40°C to 85°

to Apply High Voltage to the Device

• Optional Configuration Pins to Select Between

• Low Jitter Clock Driver for High-End Telecom

Two Default Settings Stored in EEPROM

and Wireless Applications

• Efficient Jitter Cleaning from Low PLL Loop

• High Precision Test Equipment

Bandwidth

• Very Low Phase Noise PLL Core

• Programmable Phase Offset (Input Reference

to Outputs)

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

1

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Codice articolo simile - CDCE72010

Produttore elettronici	Il numero della parte	Scheda tecnica	Spiegazioni elettronici
Texas Instruments	CDCE72010	1Mb / 73P	Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
	CDCE72010RGCR	1Mb / 73P	Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
	CDCE72010RGCRG4	1Mb / 73P	Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
	CDCE72010RGCT	1Mb / 73P	Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
	CDCE72010RGCTG4	1Mb / 73P	Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor

More results

Descrizione simile - CDCE72010

Produttore elettronici	Il numero della parte	Scheda tecnica	Spiegazioni elettronici
Texas Instruments	CDC7005	397Kb / 29P	3.3-V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER CLEANER
	CDCM7005	1Mb / 40P	3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
	CDCL6010	582Kb / 24P	1.8V, 11 Output Clock Multiplier, Distributor, Jitter Cleaner, and Buffer
	CDCL6010	584Kb / 27P	1.8V, 11 Output Clock Multiplier, Distributor, Jitter Cleaner, and Buffer
	CDCE72010	1Mb / 73P	Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
	CDCM7005-SP	570Kb / 41P	3.3-V HIGH PERFORMANCE RAD-TOLERANT CLASS V, CLOCK SYNCHRONIZER AND JITTER CLEANER
	CDCM7005	1Mb / 45P	3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
	CDC7005RGZT	1Mb / 34P	3.3-V HIGH PERFORMANCE CLOCK SYNTHSIZER AND JITTER CLEANER
	CDCM7005	3Mb / 52P	3.3-V High Performance Clock Synchronizer and Jitter Cleaner
Analog Devices	AD9523	1,011Kb / 60P	Jitter Cleaner and Clock Generator 9/15-Rev. C to Rev. D

More results

CDCE72010 Scheda tecnica(PDF) 1 Page - Texas Instruments

CDCE72010 Scheda tecnica(HTML) 1 Page - Texas Instruments

Codice articolo simile - CDCE72010

Descrizione simile - CDCE72010

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Scheda tecnica Scarica

Link URL