Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

CDCE72010 Scheda tecnica(PDF) 9 Page - Texas Instruments

Click here to check the latest version.
Il numero della parte CDCE72010
Spiegazioni elettronici  Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo TI - Texas Instruments

CDCE72010 Scheda tecnica(HTML) 9 Page - Texas Instruments

Back Button CDCE72010 Datasheet HTML 5Page - Texas Instruments CDCE72010 Datasheet HTML 6Page - Texas Instruments CDCE72010 Datasheet HTML 7Page - Texas Instruments CDCE72010 Datasheet HTML 8Page - Texas Instruments CDCE72010 Datasheet HTML 9Page - Texas Instruments CDCE72010 Datasheet HTML 10Page - Texas Instruments CDCE72010 Datasheet HTML 11Page - Texas Instruments CDCE72010 Datasheet HTML 12Page - Texas Instruments CDCE72010 Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 70 page
background image
AC/DC CHARACTERISTICS (CONTINUED)
CDCE72010
www.ti.com...................................................................................................................................................................................................... SCAS858 – JUNE 2008
over the specified industrial temperature range of –40°C to 85°C
PARAMETER
TEST CONDITIONS
MIN
TYP(1)
MAX
UNIT
LVCMOS Output
Output frequency (see
fclk
Load = 5 pF to GND
250
MHz
Figure 2 )
High-level output voltage
VOH
VCC = min to max
IOH = –100 µA
VCC – 0.5
V
for LVCMOS outputs
Low-level output voltage
VOL
VCC = min to max
IOL=100 µA
0.3
V
for LVCMOS outputs
IOH
High-level output current
VCC = 3.3 V
VO = 1.65 V
–30
mA
IOL
Low-level output current
VCC = 3.3 V,
VO = 1.65 V
33
mA
Phase offset without
VCXO at 491.52MHz, Output 1 is divide by
tpho
using available delay
16 and reference at 30.72MHz, M and N
13
ns
adjustment
delays are fixed to one value (set to 0).
tpd(LH)/
Propagation delay from
Crosspoint to VCC/2, load = 5 pF, (PLL
3.3
ns
tpd(HL)
VCXO_IN to Outputs
bypass mode)
Divide by 1 for all dividers
75
Skew, output-to-output
Divide by 16 for all dividers
75
tsk(o)
LVCMOS single-ended
ps
Divide by 1 for divider 1 divide by 16 for all
output
1400
other dividers
Output capacitance on Y0
CO
VCC = 3.3 V; VO = 0 V or VCC
5
pF
to Y8
CO
Output capacitance on Y9 VCC = 3.3 V; VO = 0 V or VCC
5
pF
3-state LVCMOS output
IOZH
VO = VCC
5
µA
current
3-state LVCMOS output
IOZL
VO = 0V
–5
µA
current
Power-down output
IOPDH
VO = VCC
25
µA
current
Power-down output
IOPDL
VO = 0V
5
µA
current
Duty cycle
LVCMOS
50% to 50%
45
55
%
tslew-rate
Output rise/fall slew rate
3.6
5.2
V/ns
(1)
All typical values are at VCC = 3.3 V, TA = 25°C.
Copyright © 2008, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Link(s): CDCE72010



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com