CDCE72010 datasheet(3/70 Pages) TI

3 / 70 page

PACKAGE

TopView

BottomView

CDCE72010

www.ti.com...................................................................................................................................................................................................... SCAS858 – JUNE 2008

The CDCE72010 is available in a 64-pin lead-free “green” plastic quad flatpack package with enhanced bottom

thermal pad for heat dissipation. The Texas Instruments package designator is RGC (S-PQFP-N64).

TERMINAL FUNCTIONS

TERMINAL

I/O

DESCRIPTION

NAME

NO.

5,8,11,14,19

22,25,28,31

3.3V supply for the output buffers. There is no internal connection between VCC and AVCC.

VCC

Power

34,37,40, and

It is recommended that each VCC uses its own supply filter.

VCC_PLL

4, 63

A. Power 3.3V PLL supply voltage for the PLL circuitry.

VCC_IN

57, 60

A. Power 3.3V reference input buffers and circuitry supply voltage.

VCC_VCXO

51, 54

A. Power 3.3V VCXO input buffer and circuitry supply voltage.

GND

Ground

Ground connected to thermal pad internally.

GND

PAD

Ground

Ground on thermal pad. See layout recommendations.

VCCA

48, 49

A. Power 3.3V for internal analog circuitry power supply

GND_CP

Analog ground for charge pump

Ground

Charge pump power supply pin used to have the same supply as the external VCO/VCXO.

VCC_CP

A. Power

It can be set from 2.3V to 3.6V.

In SPI mode it is an open drain output and it functions as a master and in slave out as a

SPI_MISO

serial control data output from the CDCE72010.

LVCMOS input, control latch enable for the Serial Programmable Interface (SPI), with

SPI_LE

hysteresis in SPI mode.

or CD1

In configuration default mode this pin becomes CD1.

SPI_CLK

LVCMOS input, serial control clock input for the SPI bus interface, with hysteresis. In

or CD2

configuration default mode this pin becomes CD2.

LVCMOS input, master out slave in as a serial control data input to CDCE72010 for the SPI

SPI_MOSI

bus interface. In configuration default mode this pin becomes CD3 and it should be tied to

or CD3

GND.

SPI MODE = H; when driven high or left unconnected, it defaults to SPI bus interface mode.

CD MODE = L; If tied low the device goes into configuration default mode which is

MODE_SEL

configured by CD1, CD2, CD3, and AUX_SEL (CTRL_LE, CTRL_CLK, and CTRL_MOSI).

In configuration default mode the device loads various configuration defaults from the

EEPROM into memory at start-up.

Submit Documentation Feedback

Product Folder Link(s): CDCE72010

CDCE72010 Scheda tecnica(PDF) 3 Page - Texas Instruments

CDCE72010 Scheda tecnica(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Scheda tecnica Scarica

Link URL