CDCE72010 datasheet(10/70 Pages) TI

10 / 70 page

AC/DC CHARACTERISTICS (CONTINUED)

CDCE72010

SCAS858 – JUNE 2008...................................................................................................................................................................................................... www.ti.com

over the specified industrial temperature range of –40°C to 85°C

PARAMETER

TEST CONDITIONS

MIN

TYP(1)

MAX

UNIT

LVDS Output

fclk

Output frequency

Open loop config. load, See Figure 2

800

MHz

|VOD|

Differential output voltage

RL = 100 Ω

160

270

LVDS VOD magnitude

ΔVOD

change

VOS

Offset voltage

–40°C to 85°C

1.24

ΔVOS

VOS magnitude change

Short circuit VOUT+ to

VOUT = 0

ground

Short circuit VOUT– to

VOUT = 0

ground

Reference to output

VCXO at 491.52MHz, Output 1 is divide by

phase offset without using 16 and reference at 30.72MHz, M and N

tpho

(2)

available delay

delays are fixed to one value (set to 0), PFD:

adjustment

240kHz, (M and N = 128)

tpd(LH)/

Propagation delay time,

Crosspoint to crosspoint, load, see Figure 2

3.0

tpd(HL)

VCXO_IN to output

Divide by 1 for all dividers

Skew, output to output

Divide by 16 for all dividers

tsk(o)(3)

LVDS output

Divide by 1 for divider 1

2800

Divide by 16 for all other dividers

Output capacitance on Y0

VCC = 3.3 V; VO = 0 V or VCC

to Y8

Output capacitance on Y9 VCC = 3.3 V; VO = 0 V or VCC 5

Power-down output

IOPDH

VO = VCC

µA

current

Power-down output

IOPDL

VO = 0V

µA

current

Duty cycle

tr/tf

Rise and fall time

20% to 80% of Voutpp

110

140

160

LVCMOS-TO-LVDS(4)

Output skew between

tskP_C

LVCMOS and LVDS

Crosspoint to VCC/2

0.9

1.4

1.9

outputs

(1)

All typical values are at VCC = 3.3 V, TA = 25°C.

(2)

This is valid only for same REF_IN clock and Y output clock frequency. It can be adjusted by the SPI controller (reference delay M and

VCXO delay N).

(3)

The tsk(o) specification is only valid for equal loading of all outputs.

(4)

Operating the LVCMOS or LVDS outputs above the maximum frequency will not cause a malfunction to the device, but the output signal

swing may no longer meet the output specification. The phase of LVCMOS is lagging in reference to the phase of LVDS.

Submit Documentation Feedback

Product Folder Link(s): CDCE72010

CDCE72010 Scheda tecnica(PDF) 10 Page - Texas Instruments

CDCE72010 Scheda tecnica(HTML) 10 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Scheda tecnica Scarica

Link URL