Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

H8S/2214 Scheda tecnica(PDF) 192 Page - Renesas Technology Corp

Il numero della parte H8S/2214
Spiegazioni elettronici  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  936 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S/2214 Scheda tecnica(HTML) 192 Page - Renesas Technology Corp

Back Button H8S/2214 Datasheet HTML 188Page - Renesas Technology Corp H8S/2214 Datasheet HTML 189Page - Renesas Technology Corp H8S/2214 Datasheet HTML 190Page - Renesas Technology Corp H8S/2214 Datasheet HTML 191Page - Renesas Technology Corp H8S/2214 Datasheet HTML 192Page - Renesas Technology Corp H8S/2214 Datasheet HTML 193Page - Renesas Technology Corp H8S/2214 Datasheet HTML 194Page - Renesas Technology Corp H8S/2214 Datasheet HTML 195Page - Renesas Technology Corp H8S/2214 Datasheet HTML 196Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 192 / 936 page
background image
Section 6 Bus Controller
Rev.4.00 Sep. 18, 2008 Page 132 of 872
REJ09B0189-0400
6.2.6
Pin Function Control Register (PFCR)
7
—
0
0
R/W
6
—
0
0
R/W
5
—
0
0
R/W
4
—
0
0
R/W
3
AE3
1
0
R/W
0
AE0
1
0
R/W
2
AE2
1
0
R/W
1
AE1
0
0
R/W
Bit
:
Modes 4 and 5
Initial value
:
Modes 6 and 7
Initial value
:
R/W
:
PFCR is an 8-bit readable/writable register that performs address output control in external
expanded mode.
PFCR is initialized to H'0D (modes 4 and 5) or H'00 (modes 6 and 7) by a power-on reset and in
hardware standby mode. It retains its previous state in a manual reset and in software standby
mode.
Bits 7 to 4—Reserved: Only 0 should be written to these bits.
Bits 3 to 0—Address Output Enable 3 to 0 (AE3 to AE0): These bits select enabling or
disabling of address outputs A8 to A23 in ROMless expanded mode and modes with ROM. When
a pin is enabled for address output, the address is output regardless of the corresponding DDR
setting. When a pin is disabled for address output, it becomes an output port when the
corresponding DDR bit is set to 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com