Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

H8S/2214 Scheda tecnica(PDF) 242 Page - Renesas Technology Corp

Il numero della parte H8S/2214
Spiegazioni elettronici  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  936 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S/2214 Scheda tecnica(HTML) 242 Page - Renesas Technology Corp

Back Button H8S/2214 Datasheet HTML 238Page - Renesas Technology Corp H8S/2214 Datasheet HTML 239Page - Renesas Technology Corp H8S/2214 Datasheet HTML 240Page - Renesas Technology Corp H8S/2214 Datasheet HTML 241Page - Renesas Technology Corp H8S/2214 Datasheet HTML 242Page - Renesas Technology Corp H8S/2214 Datasheet HTML 243Page - Renesas Technology Corp H8S/2214 Datasheet HTML 244Page - Renesas Technology Corp H8S/2214 Datasheet HTML 245Page - Renesas Technology Corp H8S/2214 Datasheet HTML 246Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 242 / 936 page
background image
Section 7 DMA Controller
Rev.4.00 Sep. 18, 2008 Page 182 of 872
REJ09B0189-0400
(2) Repeat Mode
Transfer Number Storage
Bit
:
15
14
13
12
11
10
9
8
ETCRH
:
Initial value :
*
*
*
*
*
*
*
*
R/W
:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Transfer Counter
Bit
:
7
6
5
4
3
2
1
0
ETCRL
:
Initial value :
*
*
*
*
*
*
*
*
R/W
:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
*: Undefined
In repeat mode, ETCR functions as transfer counter ETCRL (with a count range of 1 to 256) and
transfer number storage register ETCRH. ETCRL is decremented by 1 each time a transfer is
performed, and when the count reaches H'00, ETCRL is loaded with the value in ETCRH. At this
point, MAR is automatically restored to the value it had when the count was started. The DTE bit
in DMABCR is not cleared, and so transfers can be performed repeatedly until the DTE bit is
cleared by the user.
ETCR is not initialized by a reset or in standby mode.
7.2.4
DMA Control Register (DMACR)
Bit
:
7
6
5
4
3
2
1
0
DMACR
:
DTSZ
DTID
RPE
DTDIR
DTF3
DTF2
DTF1
DTF0
Initial value :
0
0
0
0
0
0
0
0
R/W
:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
DMACR is an 8-bit readable/writable register that controls the operation of each DMAC channel.
DMACR is initialized to H'00 by a reset, and in standby mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com