| Motore di ricerca datesheet componenti elettronici |
|
H8S/2224 Scheda tecnica(PDF) 399 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2224 Scheda tecnica(HTML) 399 Page - Renesas Technology Corp |
|
399 / 1071 page ![]() Section 10 I/O Ports Rev. 5.00 Aug 08, 2006 page 313 of 982 REJ09B0054-0500 • P13/TIOCD0/TCLKB/A23 The pin functions are switched as shown below according to the combination of operating mode, the TPU channel 0 setting, TPSC2 to TPSC0 bits in TCR_0 to TCR_2, AE3 to AE0 bits in PFCR and the P13DDR bit. Operating mode Modes 4 to 6 Mode 7 AE3 to AE0 B'1111 Other than B'1111 TPU Channel 0 Setting* 1 Output Input or Initial Value Output Input or Initial Value P13DDR 01 01 P13 input pin P13 output pin P13 input pin P13 output pin TIOCD0 output pin TIOCD0 input* 2 TIOCD0 output pin TIOCD0 input pin* 2 Pin functions A23 output pin TCLKB input pin* 3 TCLKB input pin* 3 Notes: 1. For the setting of the TPU channel, see section 11, 16-Bit Timer Pulse Unit (TPU). 2. This pin functions as TIOCD0 input when TPU channel 0 timer operating mode is set to normal operating and IOD3 to IOD0 in TIORL_0 are set to 10xx. 3. This pin functions as TCLKB input when TPSC2 to TPSC0 in any of TCR_0 to TCR_2 are set to 101 or when channels 1 and 5 are set to phase counting mode. • P12/TIOCC0/TCLKA/A22 The pin functions are switched as shown below according to the combination of operating mode, the TPU channel 0 setting, TPSC2 to TPSC0 bits in TCR_0 to TCR_5, AE3 to AE0 bits in PFCR, and the P12DDR bit. Operating mode Modes 4 to 6 Mode 7 AE3 to AE0 B'1111 Other than B'1111 TPU Channel 0 Setting* 1 Output Input or Initial Value Output Input or Initial Value P12DDR 01 01 P12 input pin P12 output pin P12 input pin P12 output pin TIOCC0 output pin TIOCC0 input pin* 2 TIOCC0 output pin TIOCC0 input pin* 2 Pin functions A22 output pin TCLKA input pin* 3 TCLKA input pin* 3 Notes: 1. For the setting of the TPU channel, see section 11, 16-Bit Timer Pulse Unit (TPU). 2. This pin functions as TIOCC0 input when TPU channel 0 timer operating mode is set to normal operating and IOC3 to IOC0 in TIORL_0 are set to 10xx. 3. This pin functions as TCLKB input when TPSC2 to TPSC0 in any of TCR_0 to TCR_5 are set to 100 or when channels 1 and 5 are set to phase counting mode. |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |