H8SSLASH2224 datasheet(795/1071 Pages) RENESAS

795 / 1071 page

Section 18 D/A Converter

Rev. 5.00 Aug 08, 2006 page 709 of 982

REJ09B0054-0500

18.3.2

D/A Control Register (DACR)

DACR controls D/A converter operation.

Bit

Bit Name Initial Value R/W Description

DAOE1

R/W D/A Output Enable 1

Controls D/A conversion and analog output

0: Analog output DA1 is disabled

1: D/A conversion for channel 1 and analog output DA1 are

enabled

DAOE0

R/W D/A Output Enable 0

Controls D/A conversion and analog output

0: Analog output DA0 is disabled

1: D/A conversion for channel 0 and analog output DA0 are

enabled

DAE

R/W D/A Enable

Controls D/A conversion in conjunction with the DAOE0

and DAOE1 bits. When the DAE bit is cleared to 0, D/A

conversion for channels 0 and 1 are controlled individually.

When DAE is set to 1, D/A conversion for channels 0 and 1

are controlled as one. Conversion result output is controlled

by the DAOE0 and DAOE1 bits. For details, see table 18.2.

4 to 0



All 1



Reserved

These bits are always read as 1 and cannot be modified.

Table 18.2 D/A Conversion Control

Bit 5

Bit 7

Bit 6

DAE

DAOE1

DAOE0

Description

000Disables D/A Conversion

Enables D/A Conversion for channel 0

Enables D/A Conversion for channel 1

Enables D/A Conversion for channels 0 and 1

100Disables D/A Conversion

Enables D/A Conversion for channels 0 and 1

H8S/2224 Scheda tecnica(PDF) 795 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 795 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL