PIIX datasheet(54/122 Pages) INTEL

54 / 122 page

82371FB (PIIX) AND 82371SB (PIIX3)

2.4.2.

DID

DEVICE IDENTIFICATION REGISTER (Function 2) (PIIX3)

Address Offset:

−03h

Default Value:

7020h

Attribute:

Read Only

The DID Register contains the device identification number. This register, along with the VID Register, define

the PIIX. Writes to this register have no effect.

Bit

Description

15:0

Device Identification Number. This is a 16-bit value assigned to the PIIX3.

2.4.3.

PCICMD

COMMAND REGISTER (Function 2) (PIIX3)

Address Offset:

−05h

Default Value:

00h

Attribute:

Read/Write

This register controls access to the I/O space registers.

Bit

Description

15:10

Reserved. Read 0.

Fast Back to Back Enable (FBE). (Not Implemented) This bit is hardwired to 0.

8:5

Reserved. Read as 0.

Memory Write and Invalidate Enable (MWI). (Not Implemented) This bit is hardwired to

Special Cycle Enable (SCE). (Not Implemented) This bit is hardwired to 0.

Bus Master Enable (BME). This bit controls the PIIX3’s ability to act as a master on the

PCI bus for the host controller transfers. A value of 0 disables the device from generating

PCI accesses. A value of 1 allows the device to behave as a USB host controller bus

master. This bit must be set to 1 before serial bus transactions can start.

Memory Space Enable (MSE). (Not Implemented) This bit is hardwired to 0.

I/O Space Enable (IOSE). 1=Enable. 0=Disable. This bit controls the access to the I/O

space registers. If this bit is set, access to the host controller IO registers is enabled. The

base register for the I/O registers must be programmed before this bit is set.

PIIX Scheda tecnica(PDF) 54 Page - Intel Corporation

PIIX Scheda tecnica(HTML) 54 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL