PIIX datasheet(58/122 Pages) INTEL

58 / 122 page

82371FB (PIIX) AND 82371SB (PIIX3)

2.4.11.

INTRP

INTERRUPT PIN (Function 2) (PIIX3)

Address Offset:

3Dh

Default Value:

04h

Attribute:

Read only

This register indicates which PCI interrupt pin is used for the Universal Serial Bus module interrupt. The USB

interrupt is internally ORed to the interrupt controller with the PIRQD# signal.

Bit

Description

7:3

Reserved.

2:0

Serial Bus Module Interrupt Routing. This field is hardwired to 100b to select PIRQD#.

2.4.12.

SBRNUM

SERIAL BUS RELEASE NUMBER (Function 2) (PIIX3)

Address Offset:

60h

Default Value:

00h

Attribute:

Read only

This register contains the release of the Universal Serial Bus Specification with which this Universal Serial

Bus Host Controller module is compliant.

Bit

Description

7:0

Serial Bus Specification Release Number. All other combinations are reserved.

Bits[7:0] Release Number

00h

Pre-release 1.0

10h

Release 1.0

2.4.13.

MSTAT

MISCELLANEOUS STATUS REGISTER (Function 2) (PIIX3)

Address Offset:

−6Bh

Default Value:

01h

Attribute:

Read/Write

This 16-bit register provides miscellaneous control and status for the USB function..

Bit

Description

15:1

Reserved

USB Clock Selection. 1=48 MHz. 0=24 MHz.

PIIX Scheda tecnica(PDF) 58 Page - Intel Corporation

PIIX Scheda tecnica(HTML) 58 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL