Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

H8S/2214 Scheda tecnica(PDF) 409 Page - Renesas Technology Corp

Il numero della parte H8S/2214
Spiegazioni elettronici  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  936 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S/2214 Scheda tecnica(HTML) 409 Page - Renesas Technology Corp

Back Button H8S/2214 Datasheet HTML 405Page - Renesas Technology Corp H8S/2214 Datasheet HTML 406Page - Renesas Technology Corp H8S/2214 Datasheet HTML 407Page - Renesas Technology Corp H8S/2214 Datasheet HTML 408Page - Renesas Technology Corp H8S/2214 Datasheet HTML 409Page - Renesas Technology Corp H8S/2214 Datasheet HTML 410Page - Renesas Technology Corp H8S/2214 Datasheet HTML 411Page - Renesas Technology Corp H8S/2214 Datasheet HTML 412Page - Renesas Technology Corp H8S/2214 Datasheet HTML 413Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 409 / 936 page
background image
Section 9 I/O Ports
Rev.4.00 Sep. 18, 2008 Page 349 of 872
REJ09B0189-0400
9.12.2
Register Configuration
Table 9.22 shows the port F register configuration.
Table 9.22
Port F Registers
Name
Abbreviation
R/W
Initial Value
Address*
1
Port F data direction register
PFDDR
W
H'80/H'00*
2
H'FE3E
Port F data register
PFDR
R/W
H'00
H'FF0E
Port F register
PORTF
R
Undefined
H'FFBE
Notes: 1. Lower 16 bits of the address.
2. Initial value depends on the mode. Initialized to H'80 in modes 4 to 6, and to H'00 in
mode 7.
(1) Port F Data Direction Register (PFDDR)
7
PF7DDR
1
W
0
W
6
PF6DDR
0
W
0
W
5
PF5DDR
0
W
0
W
4
PF4DDR
0
W
0
W
3
PF3DDR
0
W
0
W
0
PF0DDR
0
W
0
W
2
PF2DDR
0
W
0
W
1
PF1DDR
0
W
0
W
Bit
:
Modes 4 to 6 :
Initial value
:
R/W
:
Mode 7
:
Initial value
:
R/W
:
PFDDR is an 8-bit write-only register, the individual bits of which specify input or output for the
pins of port F. PFDDR cannot be read; if it is, an undefined value will be read.
Setting a PFDDR bit to 1 makes the corresponding port C pin an output pin, while clearing the bit
to 0, makes the pin an input pin. Since this register is a write-only register, do not use bit
manipulation instructions to write to this register. See section 2.10.4, Access Methods for
Registers with Write-Only Bits.
PFDDR is initialized to H'80 (modes 4 to 6) or H'00 (mode 7) by a power-on reset and in hardware
standby mode. It retains its previous state after a manual reset and in software standby mode. The
OPE bit in SBYCR is used to select whether the bus control output pins retain their output state or
become high-impedance when a transition is made to software standby mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com