Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

H8S/2224 Scheda tecnica(PDF) 608 Page - Renesas Technology Corp

Il numero della parte H8S/2224
Spiegazioni elettronici  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  1071 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 608 Page - Renesas Technology Corp

Back Button H8S/2224 Datasheet HTML 604Page - Renesas Technology Corp H8S/2224 Datasheet HTML 605Page - Renesas Technology Corp H8S/2224 Datasheet HTML 606Page - Renesas Technology Corp H8S/2224 Datasheet HTML 607Page - Renesas Technology Corp H8S/2224 Datasheet HTML 608Page - Renesas Technology Corp H8S/2224 Datasheet HTML 609Page - Renesas Technology Corp H8S/2224 Datasheet HTML 610Page - Renesas Technology Corp H8S/2224 Datasheet HTML 611Page - Renesas Technology Corp H8S/2224 Datasheet HTML 612Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 608 / 1071 page
background image
Section 14 IEBus™ Controller (IEB) [H8S/2258 Group]
Rev. 5.00 Aug 08, 2006 page 522 of 982
REJ09B0054-0500
14.3.21 IEBus Receive Status Register (IERSR)
IERSR detects receive data ready, receive start, transmit/receive normal completion, or receive
completion with an error. Each status flag in IERSR corresponds to a bit in the IEIER that
enables/disables each interrupt.
Bit
Bit Name
Initial
Value
R/W
Description
7
RxRDY
1
R/W
Receive Data Ready
Indicates that the receive data is stored in IERBR and that
the receive data can be read. This flag is automatically
cleared by DTC* data transfer. When data is transmitted by
the CPU, this flag must be cleared by software.
[Setting condition]
When data reception has been completed normally and
receive data has been loaded to IERBR.
[Clearing conditions]
• When writing 0 after reading RxRDY = 1
• When IERBR data is read by the DTC by a RxRDY
request.
Note: This flag cannot be cleared on the end byte of the
DTC transfer.
6 to 3
All 0
Reserved
These bits are always read as 0 and cannot be modified.
2
RxS
0
R/W
Receive Start Detection
Indicates that the IEB starts reception.
[Setting conditions]
• Master reception: When the message length field has
been received from the slave unit correctly after the
arbitration is won and the control field transmission is
completed
• Slave reception: When the message length field has
been received from the master unit correctly
[Clearing condition]
When writing 0 after reading RxS = 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com