H8SSLASH2224 datasheet(851/1071 Pages) RENESAS

851 / 1071 page

Section 23 Clock Pulse Generator

Rev. 5.00 Aug 08, 2006 page 765 of 982

REJ09B0054-0500

Section 23 Clock Pulse Generator

This LSI has an on-chip clock pulse generator that generates the system clock (

φ), the bus master

clock, and internal clocks. The clock pulse generator consists of an oscillator, duty adjustment

circuit, clock selection circuit, medium-speed clock divider, bus master clock selection circuit,

subclock oscillator, and wave formation circuit. A block diagram of the clock pulse generator is

shown in figure 23.1.

Legend:

LPWRCR:

SCKCR:

Low-power control register

System clock control register

EXTAL

XTAL

Duty

adjustment

circuit

Medium-

speed

clock divider

System

clock

oscillator

Clock

selection

circuit

φSUB

WDT_1 count clock

Internal clock to

peripheral modules

System clock

φ pin

Bus master clock

to CPU and DTC

and DMAC*

φ/2 to

φ/32

SCK2 to SCK0

SCKCR

RFCUT

OSC1

OSC2

Waveform

Generation

Circuit

Subclock

oscillator

LPWRCR

Bus

master

clock

selection

circuit

Note: * Supported only by the H8S/2239 Group.

Figure 23.1 Block Diagram of Clock Pulse Generator

Frequency changes are performed by software by settings in the low-power control register

(LPWRCR) and system clock control register (SCKCR).

H8S/2224 Scheda tecnica(PDF) 851 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 851 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL