H8SSLASH2224 datasheet(212/1071 Pages) RENESAS

Il numero della parte	H8S/2224

Spiegazioni elettronici	16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series

PDF	1071 Pages

Scroll/Zoom	100%

Produttore elettronici	RENESAS [Renesas Technology Corp]

Homepage	http://www.renesas.com

Logo

212 / 1071 page

Section 4 Exception Handling

Rev. 5.00 Aug 08, 2006 page 126 of 982

REJ09B0054-0500

4.8

Usage Note

When accessing word data or longword data, this LSI assumes that the lowest address bit is 0. The

stack should always be accessed by word transfer instruction or longword transfer instruction, and

the value of the stack pointer (SP, ER7) should always be kept even. Use the following

instructions to save registers:

PUSH.W

(or MOV.W Rn, @-SP)

PUSH.L

ERn

(or MOV.L ERn, @-SP)

Use the following instructions to restore registers:

POP.W

(or MOV.W @SP+, Rn)

POP.L

ERn

(or MOV.L @SP+, ERn)

Setting SP to an odd value may lead to a malfunction. Figure 4.3 shows an example of what

happens when the SP value is odd.

H'FFFEFA

H'FFFEFB

H'FFFEFC

H'FFFEFD

H'FFFEFF

R1L

CCR

CCR:

PC:

R1L:

SP:

Condition code register

Program counter

General register R1L

Stack pointer

TRAP instruction executed

SP set to H'FFFEFF

Data saved above SP

MOV.B R1L, @-ER7 executed

Contents of CCR lost

Legend:

Note: This diagram illustrates an example in which the interrupt control mode is 0, in advanced mode.

Figure 4.3 Operation When SP Value Is Odd

H8S/2224 Scheda tecnica(PDF) 212 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 212 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL