H8SSLASH2224 datasheet(267/1071 Pages) RENESAS

267 / 1071 page

Section 7 Bus Controller

Rev. 5.00 Aug 08, 2006 page 181 of 982

REJ09B0054-0500

7.5.3

External Address Space Access Timing

The external address space is accessed with an 8-bit or 16-bit data bus width in a two-state or

three-state bus cycle. In three-state access, wait states can be inserted. For further details, refer to

section 7.6.3, Basic Timing.

7.6

Basic Bus Interface

The basic bus interface enables direct connection of ROM, SRAM, and so on.

7.6.1

Data Size and Data Alignment

Data sizes for the CPU and other internal bus masters are byte, word, and longword. The bus

controller has a data alignment function, and when accessing external space, controls whether the

upper data bus (D15 to D8) or lower data bus (D7 to D0) is used according to the bus

specifications for the area being accessed (8-bit access space or 16-bit access space) and the data

size.

8-Bit Access Space: Figure 7.8 illustrates data alignment control for the 8-bit access space. With

the 8-bit access space, the upper data bus (D15 to D8) is always used for accesses. The amount of

data that can be accessed at one time is one byte: a word transfer instruction is performed as two-

byte accesses, and a longword transfer instruction, as four-byte accesses.

Upper data bus

Lower data bus

Byte size

Word size

1st bus cycle

2nd bus cycle

1st bus cycle

2nd bus cycle

3rd bus cycle

4th bus cycle

Longword

size

• Even address

Byte size

• Odd address

D15

D8 D7

Figure 7.8 Access Sizes and Data Alignment Control (8-Bit Access Space)

16-Bit Access Space: Figure 7.9 illustrates data alignment control for the 16-bit access space.

With the 16-bit access space, the upper data bus (D15 to D8) and lower data bus (D7 to D0) are

used for accesses. The amount of data that can be accessed at one time is one byte or one word,

and a longword transfer instruction is executed as two word transfer instructions.

H8S/2224 Scheda tecnica(PDF) 267 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 267 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL