 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
FS23 Scheda tecnica(PDF) 167 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FS23 Scheda tecnica(HTML) 167 Page - NXP Semiconductors |
|
|
167 / 230 page  NXP Semiconductors FS23 Safety system basis chip (SBC) with power management, CAN FD and LIN transceivers Bit Symbol Description Configure FCCU2 fault polarity 0 Low level is a fault 1 High level is a fault 7 FCCU2_FLT_POL POR Configure FCCU12 fault polarity 0 FCCU1 = 0 or FCCU2 = 1 level is a fault 1 FCCU1 = 1 or FCCU2 = 0 level is a fault 8 FCCU12_FLT_POL POR Assign FCCU2 function to an input pin 000 FCCU2 is disabled 001 FCCU2 is assigned to HVIO1 010 FCCU2 is assigned to HVIO2 011 FCCU2 is assigned to LVIO3 100 FCCU2 is assigned to LVIO4 101 FCCU2 is assigned to LVI5 110 not used 111 not used 9 to 11 FCCU2_ASSIGN POR Configure FCCU monitoring 000 No monitoring 001 FCCU1 and FCCU2 inputs monitoring activated by pair (bi-stable protocol) 010 FCCU1 or FCCU2 single input monitoring activated 011 FCCU1 input monitoring only, FCCU2 input not used 100 FCCU2 input monitoring only, FCCU1 input not used 101 FCCU1 or FCCU2 single input PWM monitoring activated 110 FCCU1 input PWM monitoring only, FCCU2 input level monitoring 111 FCCU2 input PWM monitoring only, FCCU1 input level monitoring 12 to 14 FCCU_CFG POR Table 168. FS_I_FCCU_CFG register bit description...continued 22.48 FS_I_FSSM_CFG Bit 15 14 13 12 11 10 9 8 Write - EXT_ RSTB_DIS RSTB8S_DIS RSTB_DUR LIMP0_SC_ RSTB_IMPACT EXTRSTB_ FS0B_IMPACT FS0B_SC_ RSTB_IMPACT FLT_ERR_ LIMIT Read 0 EXT_ RSTB_DIS RSTB8S_DIS RSTB_DUR LIMP0_SC_ RSTB_IMPACT EXTRSTB_ FS0B_IMPACT FS0B_SC_ RSTB_IMPACT FLT_ERR_ LIMIT Reset 0 0 OTP fuse OTP fuse 1 0 1 0 Bit 7 6 5 4 3 2 1 0 Write FLT_ERR_ LIMIT FLT_MID_ RSTB_ IMPACT FLT_MID_FS0 B_IMPACT FLT_MID_ LIMP0_IMPACT FLT_ERR_CNT Read FLT_ERR_ LIMIT FLT_MID_ RSTB_ IMPACT FLT_MID_FS0 B_IMPACT FLT_MID_ LIMP0_IMPACT FLT_ERR_CNT Reset 1 1 1 1 0 0 0 1 Table 169. FS_I_FSSM_CFG register bit allocation FS23 All information provided in this document is subject to legal disclaimers. © 2024 NXP B.V. All rights reserved. Product data sheet Rev. 7.0 — 16 October 2024 Document feedback 167 / 230 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
