Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

H8S/2214 Scheda tecnica(PDF) 415 Page - Renesas Technology Corp

Il numero della parte H8S/2214
Spiegazioni elettronici  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  936 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S/2214 Scheda tecnica(HTML) 415 Page - Renesas Technology Corp

Back Button H8S/2214 Datasheet HTML 411Page - Renesas Technology Corp H8S/2214 Datasheet HTML 412Page - Renesas Technology Corp H8S/2214 Datasheet HTML 413Page - Renesas Technology Corp H8S/2214 Datasheet HTML 414Page - Renesas Technology Corp H8S/2214 Datasheet HTML 415Page - Renesas Technology Corp H8S/2214 Datasheet HTML 416Page - Renesas Technology Corp H8S/2214 Datasheet HTML 417Page - Renesas Technology Corp H8S/2214 Datasheet HTML 418Page - Renesas Technology Corp H8S/2214 Datasheet HTML 419Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 415 / 936 page
background image
Section 9 I/O Ports
Rev.4.00 Sep. 18, 2008 Page 355 of 872
REJ09B0189-0400
(a) Modes 4 to 6
Pins PG4 to PG1 function as bus control signal output pins (
CS0 to CS3) when the
corresponding PGDDR bits are set to 1, and as input ports when the bits are cleared to 0.
Pin PG0 functions as an output port when the corresponding PGDDR bit is set to 1, and as an
input port when the bit is cleared to 0.
(b) Mode 7
Setting a PGDDR bit to 1 makes the corresponding pin an output port, while clearing the bit to
0 makes the pin an input port.
(2) Port G Data Register (PGDR)
7
—
Undefined
—
6
—
Undefined
—
5
—
Undefined
—
4
PG4DR
0
R/W
3
PG3DR
0
R/W
0
PG0DR
0
R/W
2
PG2DR
0
R/W
1
PG1DR
0
R/W
Bit
:
Initial value :
R/W
:
PGDR is an 8-bit readable/writable register that stores output data for the port G pins (PG4 to
PG0).
Bits 7 to 5 are reserved; these bits cannot be modified and will return an undefined value if read.
PGDR is initialized to H'00 (bits 4 to 0) by a power-on reset and in hardware standby mode. It
retains its previous state after a manual reset and in software standby mode.
(3) Port G Register (PORTG)
7
—
Undefined
—
6
—
Undefined
—
5
—
Undefined
—
4
PG4
—*
R
3
PG3
—*
R
0
PG0
—*
R
2
PG2
—*
R
1
PG1
—*
R
Bit
:
Initial value :
R/W
:
Note: * Determined by the state of pins PG4 to PG0.
PORTG is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of
output data for the port G pins (PG4 to PG0) must always be performed on PGDR.
Bits 7 to 5 are reserved; these bits cannot be modified and will return an undefined value if read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com