| Motore di ricerca datesheet componenti elettronici |
|
H8S/2214 Scheda tecnica(PDF) 446 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2214 Scheda tecnica(HTML) 446 Page - Renesas Technology Corp |
|
446 / 936 page ![]() Section 10 16-Bit Timer Pulse Unit (TPU) Rev.4.00 Sep. 18, 2008 Page 386 of 872 REJ09B0189-0400 10.2.8 Timer Start Register (TSTR) 7 — 0 — 6 — 0 — 5 — 0 — 4 — 0 — 3 — 0 — 0 CST0 0 R/W 2 CST2 0 R/W 1 CST1 0 R/W Bit Initial value R/W : : : TSTR is an 8-bit readable/writable register that selects operation/stoppage for channels 0 to 2. TSTR is initialized to H'00 by a reset, and in hardware standby mode. TCNT counter operation must be halted before setting the operating mode in TMDR, or setting the TCNT count clock in TCR. Bits 7 to 3—Reserved: Should always be written with 0. Bits 2 to 0—Counter Start 2 to 0 (CST2 to CST0): These bits select operation or stoppage for TCNT. Bit n CSTn Description 0 TCNTn count operation is stopped (Initial value) 1 TCNTn performs count operation (n = 2 to 0) Note: If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value. |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |