H8SSLASH2214 datasheet(523/936 Pages) RENESAS

523 / 936 page

Section 12 Serial Communication Interface (SCI)

Rev.4.00 Sep. 18, 2008 Page 463 of 872

REJ09B0189-0400

Bit 3

STOP

Description

1 stop bit: In transmission, a single 1 bit (stop bit) is added to the end

of a transmit character before it is sent.

(Initial value)

2 stop bits: In transmission, two 1 bits (stop bits) are added to the end of a transmit

character before it is sent.

In reception, only the first stop bit is checked, regardless of the STOP bit setting. If the second

stop bit is 1, it is treated as a stop bit; if it is 0, it is treated as the start bit of the next transmit

character.

Bit 2—Multiprocessor Mode (MP): Selects multiprocessor format. When multiprocessor format

is selected, the PE bit and O/

E bit parity settings are invalid. The MP bit setting is only valid in

asynchronous mode; it is invalid in clocked synchronous mode.

For details of the multiprocessor communication function, see section 12.3.3, Multiprocessor

Communication Function.

Bit 2

Description

Multiprocessor function disabled

(Initial value)

Multiprocessor format selected

Bits 1 and 0—Clock Select 1 and 0 (CKS1, CKS0): These bits select the clock source for the

baud rate generator. The clock source can be selected from

φ, φ/4, φ/16, and φ/64, according to the

setting of bits CKS1 and CKS0.

For the relation between the clock source, the bit rate register setting, and the baud rate, see

section 12.2.8, Bit Rate Register (BRR).

Bit 1

Bit 0

CKS1

CKS0

Description

φ clock

(Initial value)

φ/4 clock

φ/16 clock

φ/64 clock

H8S/2214 Scheda tecnica(PDF) 523 Page - Renesas Technology Corp