H8SSLASH2224 datasheet(336/1071 Pages) RENESAS

336 / 1071 page

Section 8 DMA Controller (DMAC)

Rev. 5.00 Aug 08, 2006 page 250 of 982

REJ09B0054-0500

Figure 8.13 shows an example of the setting procedure for normal mode.

Normal mode setting

Set DMABCRH

Set transfer source and

transfer destination

addresses

Set number of transfers

Set DMACR

Read DMABCRL

Set DMABCRL

Normal mode

[1]

[2]

[3]

[4]

[5]

[6]

[1]

Set each bit in DMABCRH.

Set the FAE bit to 1 to select full address

mode.

Specify enabling or disabling of internal

interrupt clearing with the DTA bit.

[2]

Set the transfer source address in MARA, and

the transfer destination address in MARB.

[3]

Set the number of transfers in ETCRA.

[4]

Set each bit in DMACRA and DMACRB.

Set the transfer data size with the DTSZ bit.

Specify whether MARA is to be incremented,

decremented, or fixed, with the SAID and

SAIDE bits.

Clear the BLKE bit to 0 to select normal

mode.

Specify whether MARB is to be incremented,

decremented, or fixed, with the DAID and

DAIDE bits.

Select the activation source with bits DTF3 to

DTF0.

[5]

Read DTE = 0 and DTME = 0 in DMABCRL.

[6]

Set each bit in DMABCRL.

Specify enabling or disabling of transfer end

interrupts with the DTIE bit.

Set both the DTME bit and the DTE bit to 1 to

enable transfer.

Figure 8.13 Example of Normal Mode Setting Procedure

H8S/2224 Scheda tecnica(PDF) 336 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 336 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL