H8SSLASH2224 datasheet(337/1071 Pages) RENESAS

337 / 1071 page

Section 8 DMA Controller (DMAC)

Rev. 5.00 Aug 08, 2006 page 251 of 982

REJ09B0054-0500

8.5.7

Block Transfer Mode

In block transfer mode, data transfer is performed with channels A and B used in combination.

Block transfer mode can be specified by setting the FAE bit in DMABCRH and the BLKE bit in

DMACRA to 1. In block transfer mode, a data transfer of the specified block size is carried out in

response to a single transfer request, and this is executed for the number of times specified in

ETCRB. The transfer source is specified by MARA, and the transfer destination by MARB. Either

the transfer source or the transfer destination can be selected as a block area (an area composed of

a number of bytes or words). Table 8.10 summarizes register functions in block transfer mode.

Table 8.10 Register Functions in Block Transfer Mode

Function

Initial Setting

Operation

MARA

Source address

Start address of

transfer source

Incremented/decremented

every transfer, or fixed

MARB

Destination

address register

Start address of

transfer destination

Incremented/decremented

every transfer, or fixed

ETCRAH

Holds block

size

Block size

Fixed

ETCRAL

Block size

counter

Block size

Decremented every

transfer; ETCRH value

copied when count

reaches H'00

ETCRB

Block transfer

counter

Number of block

transfers

Decremented every block

transfer; transfer ends

when count reaches

H'0000

MARA and MARB specify the start addresses of the transfer source and transfer destination,

respectively, as 24 bits. MAR can be incremented or decremented by 1 or 2 each time a byte or

word is transferred, or can be fixed. Incrementing, decrementing, or holding a fixed value can be

set separately for MARA and MARB. Whether a block is to be designated for MARA or for

MARB is specified by the BLKDIR bit in DMACRA.

To specify the number of transfers, if M is the size of one block (where M = 1 to 256) and N

transfers are to be performed (where N = 1 to 65,536), M is set in both ETCRAH and ETCRAL,

and N in ETCRB.

Figure 8.14 illustrates operation in block transfer mode when MARB is designated as a block area.

H8S/2224 Scheda tecnica(PDF) 337 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 337 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL