H8SSLASH2224 datasheet(731/1071 Pages) RENESAS

731 / 1071 page

Section 16 I

2C Bus Interface (IIC) (Option)

Rev. 5.00 Aug 08, 2006 page 645 of 982

REJ09B0054-0500

Bit

Bit Name

Initial

Value

R/W

Description

ACKE

R/W

Acknowledge Bit Judgement Selection

0: The value of the acknowledge bit is ignored, and

continuous transfer is performed. The value of the received

acknowledge bit is not indicated by the ACKB bit, which is

always 0.

1: If the acknowledge bit is 1, continuous transfer is

interrupted.

In this LSI, the DTC can be used to perform continuous

transfer. The DTC is activated when the IRTR interrupt flag is

set to 1 (IRTR us one of two interrupt flags, the other being

IRIC). When the ACKE bit is 0, the TDRE, IRIC, and IRTR

flags are set on completion of data transmission, regardless of

the acknowledge bit. When the ACKE bit is 1, the TDRE,

IRIC, and IRTR flags are set on completion of data

transmission when the acknowledge bit is 0, and the IRIC flag

alone is set on completion of data transmission when the

acknowledge bit is 1.

When the DTC is activated, the TDRE, IRIC, and IRTR flags

are cleared to 0 after the specified number of data transfers

have been executed. Consequently, interrupts are not

generated during continuos data transfer, but if data

transmission is completed with a 1 acknowledge bit when the

ACKE bit is set to 1, the DTC is not activated and an interrupt

is generated, if enabled.

Depending on the receiving device, the acknowledge bit may

be significant, in indicating completion of processing of the

received data, for instance, or may be fixed at 1 and have no

significance.

BBSY

R/W

Bus Busy

In slave mode, reading the BBSY flag enables to confirm

whether the I

2C bus is occupied or released. The BBSY flag is

set to 0 when the SDA level changes from high to low under

the condition of SCl = high, assuming that the start condition

has been issued. The BBSY flag is cleared to 0 when the

SDA level changes from low to high under the condition of

SCl = high, assuming that the start condition has been issued.

Writing to the BBSY flag in slave mode is disabled.

In master mode, the BBSY flag is used to issue start and stop

conditions. Write 1 to BBSY and 0 to SCP to issue a start

condition. Follow this procedure when also re-transmitting a

start condition. To issue a start/stop condition, use the MOV

instruction. The I

2C bus interface must be set in master

transmit mode before the issue of a start condition.

H8S/2224 Scheda tecnica(PDF) 731 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 731 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL