H8SSLASH2224 datasheet(253/1071 Pages) RENESAS

253 / 1071 page

Section 7 Bus Controller

Rev. 5.00 Aug 08, 2006 page 167 of 982

REJ09B0054-0500

7.2

Input/Output Pins

Table 7.1 summarizes the pins of the bus controller.

Table 7.1

Pin Configuration

Name

Symbol

I/O

Function

Address strove

Output Strobe signal indicating that address output on

address bus is enabled.

Read

Output Strobe signal indicating that external space is being

read.

High write

HWR

Output Strobe signal indicating that external space is to be

written, and upper half (D15 to D8) of data bus is

enabled.

Low write

LWR

Output Strobe signal indicating that external space is to be

written, and lower half (D7 to D0) of data bus is

enabled.

Chip select 7 to 0

CS7 to CS0

Output Strobe signal indicating that areas 7 to 0 are selected.

Wait

WAIT

Input

Wait request signal when accessing external 3-state

access space.

Bus request

BREQ

Input

Request signal that releases bus to external device.

Bus request

acknowledge

BACK

Output Acknowledge signal indicating that bus has been

released.

7.3

The following shows the registers of the bus controller.

• Bus width control register (ABWCR)

• Access state control register (ASTCR)

• Wait control register H (WCRH)

• Wait control register L (WCRL)

• Bus control register H (BCRH)

• Bus control register L (BCRL )

• Pin function control register (PFCR)

H8S/2224 Scheda tecnica(PDF) 253 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 253 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL