7480 datasheet(34/337 Pages) RENESAS

34 / 337 page

7480 Group and 7481 Group User's Manual

1-17

HARDWARE

1.7 Central Processing Unit (CPU)

Figure 1.7.2 Operation for Pushing onto and Pulling from Stack

Note: Condition for acceptance of an interrupt • • • Interrupt disable flag is ‘0’ (enabled state)

Interrupt enable bit is ‘1’ (enabled state)

Routine being executed

M(S)

←(PCH)

(S)

←(S) – 1

M(S)

←(PCL)

(S)

←(S) – 1

Subroutine

(S)

←(S) + 1

(PCL)

←M(S)

(S)

←(S) + 1

(PCH)

←M(S)

(PCH)

←M(S)

(S)

←(S) + 1

(PCL)

←M(S)

(S)

←(S) + 1

(PS)

←M(S)

(S)

←(S) + 1

Interrupt service

routine

(S)

←(S) – 1

M(S)

←(PS)

(S)

←(S) – 1

M(S)

←(PCL)

(S)

←(S) – 1

M(S)

←(PCH)

Execute JSR

Execute RTI

Execute RTS

Push the

return address

onto stack

Pull the return

address from

stack

Pull the contents of

processor status

Pull the return

address from stack

Push the contents of

processor status

Push the return

address onto stack

When a subroutine is called

When an interrupt is accepted

Interrupt request (Note)

I flag: ‘0’

→ ‘1’

Fetch the jump

vector

: Operation automatically performed by hardware

: Operation performed by software

•

7480 Scheda tecnica(PDF) 34 Page - Renesas Technology Corp

7480 Scheda tecnica(HTML) 34 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL