Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

7480 Scheda tecnica(PDF) 98 Page - Renesas Technology Corp

Il numero della parte 7480
Spiegazioni elettronici  8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 7470 SERIES
PDF  337 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7480 Scheda tecnica(HTML) 98 Page - Renesas Technology Corp

Back Button 7480 Datasheet HTML 94Page - Renesas Technology Corp 7480 Datasheet HTML 95Page - Renesas Technology Corp 7480 Datasheet HTML 96Page - Renesas Technology Corp 7480 Datasheet HTML 97Page - Renesas Technology Corp 7480 Datasheet HTML 98Page - Renesas Technology Corp 7480 Datasheet HTML 99Page - Renesas Technology Corp 7480 Datasheet HTML 100Page - Renesas Technology Corp 7480 Datasheet HTML 101Page - Renesas Technology Corp 7480 Datasheet HTML 102Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 337 page
background image
7480 Group and 7481 Group User's Manual
1-81
1.12 Timer X and Timer Y
HARDWARE
Generation of Programmable Waveform
When an underflow occurs in a timer, the contents of the output level latches of the timer X or Y
mode register are output from the following pins (’ in Figure 1.12.18):
• CNTR0 pin (Timer X used)
• CNTR1 pin (Timer Y used)
When the timer X or Y operation mode bits of the timer X or Y mode register, which are set to other
modes, are switched to the programmable waveform generation mode, the CNTR pin outputs are
initialized to LOW (“ in Figure 1.12.18).
Figure 1.12.18 Operation Example in Programmable Waveform Generation Mode
Count source
000016
TL
Timer X stop
control bit
‘0’ is
written
Time
Timer X interrupt
request bit
CNTR0 pin output
H
Output level latch
Writing to timer
X(Note 1)
RL
UF
RL
UF
RL
‘1’ is
written
Initialized to LOW when setting
timer X operation mode bits
Change of timer X
(Note 2)
INT0 pin input
(Note 4)
INT0
interrupt request bit
UF
RL
RL
UF
A
A
A
A
A
A
A
A
1
3
4
5
2
6
8
Notes 1: In this case, timer X write control bit is ‘0’ (writing to timer and timer latch simultaneously).
2: In this case, timer X write control bit is ‘1’ (writing to only timer latch).
3: In this case, timer X trigger selection bit is ‘1’ (trigger occurs, at the same time, timer X is activated ).
4: In this case, INT0 edge selection bit is ‘1’ (rising edge is valid).
TL
RL
UF
H
: Setting value to timer X
: Contents of timer latch is reloaded
: Underflow
: Pulse width
A
: Clearing by writing ‘0’ to interrupt request bit or accepting interrupt request
H(s) =
1
Count source frequency × (Setting value to timer X+1)
‘0’ is
written
‘0’ is
written
‘1’ is
written
‘1’ is
written
(Note 3)
Count start
7
UF
Undefined
Change of timer X
(Note 2)
Undefined



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com