7480 datasheet(80/337 Pages) RENESAS

80 / 337 page

b4 b3 b2 b1 b0

1-63

1.12 Timer X and Timer Y

HARDWARE

7480 Group and 7481 Group User's Manual

Figure 1.12.6 Timer Y Mode Register

Figure 1.12.7 Timer XY Control Register

Timer XY control register

b4 b3 b2 b1 b0

Name

Function

At reset

Timer XY control register (TXYCON) [Address 00F816]

Timer X stop control bit

Timer Y stop control bit

0 : Count operation

1 : Count stop

0 : Count operation

1 : Count stop

Not implemented.

Writing to these bits is disabled.

These bits are ‘0’ at reading.

00 000 0

Timer Y mode register

Name

Function

At reset

Timer Y mode register (TYM) [Address 00F716]

Timer Y operating mode bits

b2 b1 b0

Timer Y write control bit

Output level latch

Timer Y trigger selection bit

0 : Writing to both latch and timer

1 : Writing to latch only

Timer Y count source

selection bits

0 : Timer Y free run in programmable

waveform generation mode

1 : Trigger occurrence (input signal of INT1

pin) and timer Y start in programmable

waveform generation mode

b7 b6

0 0 : f(XIN)/2

0 1 : f(XIN)/8

1 0 : f(XIN)/16

1 1 : Input from CNTR1 pin

0 0 0 : Timer • event count mode

0 0 1 : Pulse output mode

0 1 0 : Pulse period measurement mode

0 1 1 : Pulse width measurement mode

1 0 0 : Programmable waveform

generation mode

1 0 1 : Programmable one-shot

output mode

1 1 0 : PWM mode

1 1 1 : Not available

0 : LOW output from CNTR1 pin

1 : HIGH output from CNTR1 pin

7480 Scheda tecnica(PDF) 80 Page - Renesas Technology Corp

7480 Scheda tecnica(HTML) 80 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL